View C8051T632-GM_8542102.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

mixed-signal byte-programmable eprom mcu c8051t630/1/2/3/4/5 rev. 1.0 1/09 copyright ? 2009 by si licon laboratories c8051t630/1/2/3/4/5 this information applies to a product under dev elopment. its characteristics and specifications are s ubject to change without n otice. analog peripherals - 10-bit adc (?t630/2/4 only) ? up to 500 ksps ? up to 16 external inputs ? vref from on-chip vref, external pin, ? internal regulator or v dd ? internal or external start of conversion source ? built-in temperature sensor - 10-bit current output dac (?t630/2/4 only) - comparator ? programmable hysteresis and response time ? configurable as interrupt or reset source ? low current (<0.5 a) on-chip debug - c8051f336 can be used as code development ? platform; complete development kit available - on-chip debug circuitry facilitates full speed, ? non-intrusive in -system debug - provides breakpoints, single stepping, ? inspect/modify memory and registers supply voltage 1.8 to 3.6 v - on-chip ldo for internal core supply - built-in voltage supply monitor temperature range: ?40 to +85 c high-speed 8051 c core - pipelined instruction architecture; executes 70% of instructions in 1 or 2 system clocks - up to 25 mips throughput with 25 mhz clock expanded interrupt handler memory - 768 bytes internal data ram (256 + 512) - 8, 4, or 2 kb byte-programmable eprom code memory digital peripherals - 17 port i/o with high si nk current capability - hardware enhanced uart, smbus?, and enhanced spi? serial ports - four general purpose 16-bit counter/timers ? timer 3 supports real-time clock using external clock source - 16-bit programmable counter array (pca) with three capture/compare modules and enhanced pwm functionality clock sources - two internal oscillators: ? 24.5 mhz with 2% accuracy supports crystal-less uart operation and low-power suspend mode with fast wake time ? 80/40/20/10 khz low frequency, low power operation - external oscillator: rc, c, or cmos clock - can switch between clock s ources on-the-fly; useful in power saving modes 20-pin qfn package (4x4 mm) analog peripherals 2/4/8 kb eprom 768 b sram por debug circuitry flexible interrupts 8051 cpu (25 mips) digital i/o 24.5 mhz precision internal oscillator high-speed controller core crossbar voltage comparator + - wdt uart smbus pca timer 0 timer 1 timer 2 timer 3 port 0 spi low frequency internal oscillator port 1 p2.0 ?t630/2/4 only 10-bit 500 ksps adc temp sensor a m u x 10-bit current dac vref
c8051t630/1/2/3/4/5 2 rev. 1.0
rev. 1.0 3 c8051t630/1/2/3/4/5 table of contents 1. system overview ........ ................ ................. ................ ................. ................ ........... 15 2. ordering information ....... ................ ................ ................. .............. .............. ........... 17 3. pin definitions........... ................ ................ ................. ................ ................. ............. 18 4. qfn-20 package specifications ..... ................ ................. .............. .............. ........... 21 5. electrical characteristics ......... ................ ................. ................ ................. ............. 23 5.1. absolute maximum specificat ions................ .............. .............. .............. ........... 23 5.2. electrical characteri stics ................ .............. .............. .............. .............. ........... 24 5.3. typical performance curves ... ................ ................ ................. .............. ........... 32 6. 10-bit adc (adc0, c 8051t630/2/4 only)........... .............. .............. .............. ........... 33 6.1. output code formatting ....... ................. ................ ................. ................ ........... 34 6.2. 8-bit mode ....... ................. .............. .............. .............. .............. .............. ........... 34 6.3. modes of operation ... ................ ................ ................. .............. .............. ........... 34 6.3.1. starting a conversion...... ................ ................ ................. .............. ........... 34 6.3.2. tracking modes............... ................ ................ ................. .............. ........... 35 6.3.3. settling time requirement s................. .............. .............. .............. ........... 36 6.4. programmable window detector ............... ................. .............. .............. ........... 40 6.4.1. window detector example. ............... ................. .............. .............. ........... 42 6.5. adc0 analog multiplexer (c8051t630/2/4 only)............... ............ ........... ......... 43 7. temperature sensor (c8051t630/ 2/4 only) ............... ................. ................ ........... 45 7.1. calibration ..... ................ ................. .............. .............. .............. .............. ........... 45 8. 10-bit current mode dac (ida0, c8051t630/2/4 only) ...... ............... ........... ......... 48 8.1. ida0 output scheduling ....... ................. ................ ................. ................ ........... 48 8.1.1. update output on-demand ................. .............. .............. .............. ........... 48 8.1.2. update output based on timer overflow ................... ................. ............. 49 8.1.3. update output based on cnvstr edge .......... .............. .............. ........... 49 8.2. idac output mapping .......... ................. ................ ................. ................ ........... 49 9. voltage reference options ........ ................. ................ ................. ................ ........... 52 10. voltage regulator (reg0) ........ ................. ................ ................. ................ ........... 55 11. comparator0.............. ................ ................. ................ ................. ................ ........... 57 11.1. comparator multiplexer ...... ................. ................ ................. ................ ........... 61 12. cip-51 microcontroller.............. ................. ................ ................. ................ ........... 63 12.1. instruction set....... ................. ................ ................ ................. .............. ........... 64 12.1.1. instruction and cpu timing ............... .............. .............. .............. ........... 64 12.2. cip-51 register descriptions .. ................ ................. .............. .............. ........... 69 13. memory organization .... ................ ................ ................. .............. .............. ........... 72 13.1. program memory....... ................ ................. .............. .............. .............. ........... 73 13.2. data memory ........... ................ ................ ................. .............. .............. ........... 73 13.2.1. internal ram ..... ................ ................. .............. .............. .............. ........... 73 13.2.1.1. general purpose regi sters ................ ................. ................ ........... 74 13.2.1.2. bit addressable locat ions ............. .............. ............... ........... ......... 74 13.2.1.3. stack ........... .............. .............. .............. .............. .............. ........... 74 13.2.2. external ram ..... ............... ................. .............. .............. .............. ........... 74 14. special function registers...... ................. ................ ................. ................ ........... 76
c8051t630/1/2/3/4/5 4 rev. 1.0 15. interrupts ............ ................ ................. .............. .............. .............. .............. ........... 8 0 15.1. mcu interrupt sour ces and vectors........... .............. .............. .............. ........... 81 15.1.1. interrupt priorities....... ................. ................ ................. ................ ........... 81 15.1.2. interrupt latency ............. ................ ................. .............. .............. ........... 81 15.2. interrupt register descripti ons .............. ................ ................. .............. ........... 82 15.3. int0 and int1 external interrupts......... ................ ................. .............. ........... 87 16. eprom memory ............. ................ ................ ................. .............. .............. ........... 89 16.1. programming and reading the eprom memory ........ ............... ........... ......... 89 16.1.1. eprom write procedure ..... .............. .............. .............. .............. ........... 89 16.1.2. eprom read procedure..... .............. .............. .............. .............. ........... 90 16.2. security options ...... ................ ................ ................. .............. .............. ........... 90 16.3. program memory crc .......... ................ ................ ................. .............. ........... 91 16.3.1. performing 32-bit crcs on full eprom content .... ................. ............. 91 16.3.2. performing 16-bit crcs on 256-byte eprom blocks........ ........... ......... 91 17. power management modes...... ................. ................ ................. ................ ........... 92 17.1. idle mode....... ................. .............. .............. .............. .............. .............. ........... 92 17.2. stop mode ............... ................ ................ ................. .............. .............. ........... 93 17.3. suspend mode .......... ................ ................. .............. .............. .............. ........... 93 18. reset sources ........... ................ ................. ................ ................. ................ ........... 95 18.1. power-on reset ...... ................ ................ ................. .............. .............. ........... 96 18.2. power-fail reset/vdd monito r .................. .............. .............. .............. ........... 97 18.3. external reset ................ .............. .............. .............. .............. .............. ........... 98 18.4. missing clock detector reset . ................ ................. .............. .............. ........... 98 18.5. comparator0 reset ............ ................. ................ ................. ................ ........... 99 18.6. pca watchdog timer reset ..... ................. .............. .............. .............. ........... 99 18.7. eprom error reset ... ............... ................. .............. .............. .............. ........... 99 18.8. software reset ........ ................ ................ ................. .............. .............. ........... 99 19. oscillators and clock selection ............ ................. ................ ................. ........... 101 19.1. system clock selection...... ................. ................ ................. ................ ......... 101 19.2. programmable internal high-frequency (h-f) oscillator .. ................. ........... 103 19.2.1. internal oscillator sus pend mode ............... ................. ................ ......... 103 19.3. programmable internal lo w-frequency (l-f) oscillator ... ................. ........... 105 19.3.1. calibrating the internal l-f oscillator........ ................ ................. ........... 105 19.4. external oscillator drive circuit........ ................. ................ ................. ........... 106 19.4.1. external rc example...... ................ ................. .............. .............. ......... 108 19.4.2. external capacitor exam ple............... .............. .............. .............. ......... 108 20. port input/output ...... ................ ................. ................ ................. ................ ......... 109 20.1. port i/o modes of operation. ................... ................. .............. .............. ......... 110 20.1.1. port pins configured fo r analog i/o.......... ................ ................. ........... 110 20.1.2. port pins configured fo r digital i/o.......... ................ ................. ........... 110 20.1.3. interfacing port i/o to 5v logic .............. .............. ............... ........... ....... 111 20.2. assigning port i/ o pins to analog and digital functi ons................. .............. 112 20.2.1. assigning port i/o pins to analog f unctions ............ ................. ........... 112 20.2.2. assigning port i/o pins to digital f unctions............ ............ ........... ....... 112 20.2.3. assigning port i/o pins to external digital event capture functions ... 113
rev. 1.0 5 c8051t630/1/2/3/4/5 20.3. priority crossbar decoder .. ................. ................ ................. ................ ......... 114 20.4. port i/o initializatio n ................ ................ ................. .............. .............. ......... 116 20.5. port match ............ ................. ................ ................ ................. .............. ......... 118 20.6. special function regist ers for accessing an d configuring port i/o ............. 121 21. smbus................. ................ ................. .............. .............. .............. .............. ......... 127 21.1. supporting document s ................. .............. .............. .............. .............. ......... 128 21.2. smbus configuration.......... ................. ................ ................. ................ ......... 128 21.3. smbus operation ...... ................ ................. .............. .............. .............. ......... 128 21.3.1. transmitter vs. receiver.. ............... ................. .............. .............. ......... 129 21.3.2. arbitration........ ................ ................ ................. .............. .............. ......... 129 21.3.3. clock low extensio n................ ................. ................ ................. ........... 129 21.3.4. scl low timeout... .............. .............. .............. .............. .............. ......... 129 21.3.5. scl high (smbus free) timeout ............... ................. ................ ......... 130 21.4. using the smbus..... ................ ................ ................. .............. .............. ......... 130 21.4.1. smbus configuration regi ster............. .............. .............. .............. ....... 130 21.4.2. smb0cn control register ................. .............. .............. .............. ......... 134 21.4.2.1. software ack generat ion .................. ................. ................ ......... 134 21.4.2.2. hardware ack generat ion ............... ................ ................. ........... 134 21.4.3. hardware slave addre ss recognition ........ ................. ................ ......... 136 21.4.4. data register .... ................ ................. .............. .............. .............. ......... 139 21.5. smbus transfer modes......... ................ ................ ................. .............. ......... 140 21.5.1. write sequence (master) .. ................. .............. .............. .............. ......... 140 21.5.2. read sequence (master) ..... .............. .............. .............. .............. ......... 141 21.5.3. write sequence (slave) ... ............... ................. .............. .............. ......... 142 21.5.4. read sequence (slave) .... ................. .............. .............. .............. ......... 143 21.6. smbus status decodi ng................... ................. ................ ................. ........... 143 22. uart0 ................. ................ ................. .............. .............. .............. .............. ......... 148 22.1. enhanced baud rate generati on............ ................. .............. .............. ......... 149 22.2. operational modes ............. ................. ................ ................. ................ ......... 150 22.2.1. 8-bit uart ........ ................ ................. .............. .............. .............. ......... 150 22.2.2. 9-bit uart ........ ................ ................. .............. .............. .............. ......... 151 22.3. multiprocessor communication s ................ .............. .............. .............. ......... 152 23. enhanced serial peripheral in terface (spi0) ......... ................ ................. ........... 156 23.1. signal descriptions.. ................ ................ ................. .............. .............. ......... 157 23.1.1. master out, slave in (m osi).............. .............. .............. .............. ......... 157 23.1.2. master in, slave out (m iso).............. .............. .............. .............. ......... 157 23.1.3. serial clock (sck ) ................. .............. .............. .............. .............. ....... 157 23.1.4. slave select (nss) ....... ................ ................ ................. .............. ......... 157 23.2. spi0 master mode op eration .............. ................ ................. ................ ......... 158 23.3. spi0 slave m ode operation .................. ................ ................. .............. ......... 159 23.4. spi0 interrupt sources ....... ................. ................ ................. ................ ......... 160 23.5. serial clock phase and polari ty .............. ................. .............. .............. ......... 160 23.6. spi special function register s .................. .............. .............. .............. ......... 162 24. timers ................... ................. ................ ................ ................. ................ .............. 16 9 24.1. timer 0 and timer 1 ... ............... ................. .............. .............. .............. ......... 171
c8051t630/1/2/3/4/5 6 rev. 1.0 24.1.1. mode 0: 13-bit counter/timer ............ .............. .............. .............. ......... 171 24.1.2. mode 1: 16-bit counter/timer ............ .............. .............. .............. ......... 172 24.1.3. mode 2: 8-bit counter/timer with auto-reload.... ............... ........... ....... 173 24.1.4. mode 3: two 8-bit co unter/timers (timer 0 only)... ........... ........... ....... 174 24.2. timer 2 .......... ................. .............. .............. .............. .............. .............. ......... 179 24.2.1. 16-bit timer with auto-rel oad................ .............. ............... ........... ....... 179 24.2.2. 8-bit timers with auto -reload............ .............. .............. .............. ......... 180 24.2.3. low-frequency oscillator (lfo) captur e mode ................. ........... ....... 181 24.3. timer 3 .......... ................. .............. .............. .............. .............. .............. ......... 185 24.3.1. 16-bit timer with auto-rel oad................ .............. ............... ........... ....... 185 24.3.2. 8-bit timers with auto -reload............ .............. .............. .............. ......... 186 24.3.3. low-frequency oscillator (lfo) captur e mode ................. ........... ....... 187 25. programmable counter array............ .............. .............. .............. .............. ......... 191 25.1. pca counter/timer ............ ................. ................ ................. ................ ......... 192 25.2. pca0 interrupt sources...... ................. ................ ................. ................ ......... 193 25.3. capture/compare modules ..... ................ ................. .............. .............. ......... 194 25.3.1. edge-triggered capture m ode................ .............. ............... ........... ....... 195 25.3.2. software timer (compare) mode................ ................. ................ ......... 196 25.3.3. high-speed output mode ............... ................. .............. .............. ......... 197 25.3.4. frequency output mode ............... ................ ................. .............. ......... 198 25.3.5. 8-bit, 9-bit, 10-bit and 11-bit pulse width modulat or modes ....... ......... 198 25.3.5.1. 8-bit pulse width modulator mode....... ................. .............. ......... 199 25.3.5.2. 9/10/11-bit pulse width modulator mode......... ................. ........... 200 25.3.6. 16-bit pulse width m odulator mode........... ................. ................ ......... 201 25.4. watchdog timer mode ... .............. .............. .............. .............. .............. ......... 202 25.4.1. watchdog timer o peration .................. .............. .............. .............. ....... 202 25.4.2. watchdog timer usage ....... .............. .............. .............. .............. ......... 203 25.5. register descriptions for pc a0............. ................ ................. .............. ......... 204 26. c2 interface ............. ................ ................ ................. ................ ................. ........... 210 26.1. c2 interface registers........ ................. ................ ................. ................ ......... 210 26.2. c2 pin sharing ........ ................ ................ ................. .............. .............. ......... 217 document change list............... .............. .............. .............. .............. .............. ......... 218 contact information.......... ................. ................ ................ ................. .............. ......... 220
rev. 1.0 7 c8051t630/1/2/3/4/5 list of figures 1. system overview figure 1.1. c8051t630/1/2/3/4/5 block diagram ........ ................. ................ ........... 16 3. pin definitions figure 3.1. qfn-20 pinout diagr am (top view) ......... ................. ................ ........... 20 4. qfn-20 package specifications figure 4.1. qfn-20 package drawin g ...................... ................ ................. ............. 21 figure 4.2. qfn-20 recomm ended pcb land pattern ............ ................. ............. 22 5. electrical characteristics figure 5.1. normal mode digital supply current vs. frequency (m pce = 1) ......... 32 figure 5.2. idle mode digi tal supply current vs. frequency (mpce = 1) .. ............. 32 6. 10-bit adc (adc0, c8051t630/2/4 only) figure 6.1. adc0 functional blo ck diagram ............. ................ ................. ............. 33 figure 6.2. 10-bit adc track and conversion exampl e timing ........... ............ ...... 35 figure 6.3. adc0 equivalent i nput circuits ............ .............. ............... ........... ......... 36 figure 6.4. adc window compar e example: right-justified da ta ............ ............. 42 figure 6.5. adc window compar e example: left-justified data .............. ............. 42 figure 6.6. adc0 multiplexer bl ock diagram ............ ................ ................. ............. 43 7. temperature sens or (c8051t630/2/4 only) figure 7.1. temperature sensor transfer function ............. ............... ........... ......... 45 figure 7.2. temperature sens or error with 1-point calibra tion at 0 celsius ........... 46 8. 10-bit current mode dac (ida0, c8051t630/2/4 only) figure 8.1. ida0 functional blo ck diagram .............. ................ ................. ............. 48 figure 8.2. ida0 data word ma pping ............. ................. .............. .............. ........... 49 9. voltage reference options figure 9.1. voltage reference functional block diagram ....... ............ ........... ......... 53 11. comparator0 figure 11.1. comparator0 functi onal block diagram ............. ............ ........... ......... 57 figure 11.2. comparator hysteres is plot ........ ................. .............. .............. ........... 58 figure 11.3. comparator input multiplexer block diagram ...... ............ ........... ......... 61 12. cip-51 microcontroller figure 12.1. cip-51 block diagram ............... ................ ................. .............. ........... 63 13. memory organization figure 13.1. memory map .......... ................. ................ ................. ................ ........... 72 figure 13.2. program memory map ............... ................ ................. .............. ........... 73 18. reset sources figure 18.1. reset sources ........ ................. ................ ................. ................ ........... 95 figure 18.2. power-on and v dd monitor reset timing ......... ............ ........... ......... 96 19. oscillators a nd clock selection figure 19.1. oscillator options .. ............... ................. ................ ................. ........... 101 20. port input/output figure 20.1. port i/o f unctional block diagram ............... .............. .............. ......... 109 figure 20.2. port i/o ce ll block diagram ........ ................. .............. .............. ......... 111 figure 20.3. crossbar priority decoder with no pins skipped ............ ........... ....... 114
c8051t630/1/2/3/4/5 8 rev. 1.0 figure 20.4. crossbar priority decoder with crystal pins sk ipped ............ ........... 115 21. smbus figure 21.1. smbus block diagram ................ ................. .............. .............. ......... 127 figure 21.2. typical smbus confi guration ................ ................ ................. ........... 128 figure 21.3. smbus transaction ..... ................ ................. .............. .............. ......... 129 figure 21.4. typical smbus scl generation .............. ................. ................ ......... 131 figure 21.5. typical master wr ite sequence .............. ................. ................ ......... 140 figure 21.6. typical ma ster read sequence ....... .............. .............. .............. ....... 141 figure 21.7. typical sl ave write sequence .. ................ ................. .............. ......... 142 figure 21.8. typical slave read sequence ................ ................. ................ ......... 143 22. uart0 figure 22.1. uart0 block diagram ................ ................. .............. .............. ......... 148 figure 22.2. uart0 baud rate logi c ................ .............. .............. .............. ......... 149 figure 22.3. uart interconnect di agram ............ .............. .............. .............. ....... 150 figure 22.4. 8-bit uart timing diagram ........... .............. .............. .............. ......... 150 figure 22.5. 9-bit uart timing diagram ........... .............. .............. .............. ......... 151 figure 22.6. uart multi-proc essor mode interconne ct diagram ......... ................ 152 23. enhanced serial pe ripheral interface (spi0) figure 23.1. spi block di agram ............... ................. ................ ................. ........... 156 figure 23.2. multiple-master mode connection diagram ........ ............ ........... ....... 158 figure 23.3. 3-wire single master and 3-wire ? single slave mode con nection diagram ..... .............. .............. ......... 159 figure 23.4. 4-wire single master mode ? and 4-wire slave mode con nection diagram ............ .............. ......... 159 figure 23.5. master mode data/ clock timing ............. ................. ................ ......... 161 figure 23.6. slave mode data/clock timing (ckpha = 0) .. ............... ........... ....... 161 figure 23.7. slave mode data/clock timing (ckpha = 1) .. ............... ........... ....... 162 figure 23.8. spi master timing (ckpha = 0) .... .............. .............. .............. ......... 166 figure 23.9. spi master timing (ckpha = 1) .... .............. .............. .............. ......... 166 figure 23.10. spi slave timing (c kpha = 0) ............. ................. ................ ......... 167 figure 23.11. spi slave timing (c kpha = 1) ............. ................. ................ ......... 167 24. timers figure 24.1. t0 mode 0 bl ock diagram .............. .............. .............. .............. ......... 172 figure 24.2. t0 mode 2 bl ock diagram .............. .............. .............. .............. ......... 173 figure 24.3. t0 mode 3 bl ock diagram .............. .............. .............. .............. ......... 174 figure 24.4. timer 2 16-bit mode block diagram ....... ................. ................ ......... 179 figure 24.5. timer 2 8-bit mode block diagram ....... ................ ................. ........... 180 figure 24.6. timer 2 low-f requency oscillati on capture mode blo ck diagram ... 181 figure 24.7. timer 3 16-bit mode block diagram ....... ................. ................ ......... 185 figure 24.8. timer 3 8-bit mode block diagram ....... ................ ................. ........... 186 figure 24.9. timer 3 low-f requency oscillati on capture mode blo ck diagram ... 187 25. programmable counter array figure 25.1. pca block diagram ... ................ ................ ................. .............. ......... 191 figure 25.2. pca counter/timer block diagram ......... ................. ................ ......... 192 figure 25.3. pca interrupt block diagram ................ ................ ................. ........... 193
rev. 1.0 9 c8051t630/1/2/3/4/5 figure 25.4. pca capture mode dia gram ............ .............. .............. .............. ....... 195 figure 25.5. pca software time r mode diagram ....... ................. ................ ......... 196 figure 25.6. pca high-speed out put mode diagram ... ................. .............. ......... 197 figure 25.7. pca frequen cy output mode .......... .............. .............. .............. ....... 198 figure 25.8. pca 8-bit pwm mode diagram ......... .............. ............... ........... ....... 199 figure 25.9. pca 9, 10 and 11-bi t pwm mode diagram .......... ................. ........... 200 figure 25.10. pca 16-bit pwm mode ................ .............. .............. .............. ......... 201 figure 25.11. pca module 2 wi th watchdog timer enabled .... ................. ........... 202 26. c2 interface figure 26.1. typical c2 pin shar ing ................ ................. .............. .............. ......... 217
c8051t630/1/2/3/4/5 10 rev. 1.0 list of tables 2. ordering information table 2.1. product select ion guide ................. ................. .............. .............. ........... 17 3. pin definitions table 3.1. pin definitions for the c8051t630/1/2/3/4/5 ................ ................ ........... 18 4. qfn-20 package specifications table 4.1. qfn-20 package dimensions ........... .............. .............. .............. ........... 21 table 4.2. qfn-20 pcb land patt ern dimesions ....... ................. ................ ........... 22 5. electrical characteristics table 5.1. absolute maximum rati ngs ................... .............. ............... ........... ......... 23 table 5.2. global electrical char acteristics ............ .............. ............... ........... ......... 24 table 5.3. port i/ o dc electrical char acteristics ......... ................. ................ ........... 25 table 5.4. reset electric al characteristics ...... ................. .............. .............. ........... 26 table 5.5. internal voltage regu lator electrical characteristi cs ................ ............. 26 table 5.6. eprom el ectrical characteristics ................ ................. .............. ........... 26 table 5.7. internal high-frequency oscillator electrical char acteristics .... ............. 27 table 5.8. internal low-frequen cy oscillator electrical char acteristics .... ............. 27 table 5.9. adc0 elec trical characteristics .... ................ ................. .............. ........... 28 table 5.10. temperature sensor electrical char acteristics ............. .............. ......... 29 table 5.11. voltage reference elec trical characteristics ....... ............ ........... ......... 29 table 5.12. idac electrical char acteristics ............ .............. ............... ........... ......... 30 table 5.13. comparator electrical characteristics .... ................ ................. ............. 31 6. 12. cip-51 microcontroller table 12.1. cip-51 instruction set summary ............ ................ ................. ............. 65 14. special function registers table 14.1. special func tion register (sfr) memory map . ............... ........... ......... 76 table 14.2. special functi on registers .............. .............. .............. .............. ........... 77 15. interrupts table 15.1. interrupt summ ary ................. ................. ................ ................. ............. 82 16. eprom memory table 16.1. security byte decodi ng .............. ................ ................. .............. ........... 90 20. port input/output table 20.1. port i/o a ssignment for analog functions ...... .............. .............. ....... 112 table 20.2. port i/o a ssignment for digital functions ...... .............. .............. ......... 112 table 20.3. port i/o assignmen t for external digital event capture functions .... 113 21. smbus table 21.1. smbus clock source selection .............. ................ ................. ........... 131 table 21.2. minimum sda setup and hold times ...... ................. ................ ......... 132 table 21.3. sources for hardwa re changes to smb0cn ......... ................. ........... 136 table 21.4. hardware address recognition ex amples (ehack = 1) ................... 137 table 21.5. smbus status decoding wi th hardware ack generation disabled (ehack = 0) .......... ................ ................. ................ ................. ........... 144 table 21.6. smbus status decoding wi th hardware ack generation enabled (ehack = 1) .......... ................ ................. ................ ................. ........... 146
rev. 1.0 11 c8051t630/1/2/3/4/5 22. uart0 table 22.1. timer settings for standard baud rates ? using the internal 24.5 mhz oscillator ......... .............. .............. ......... 155 table 22.2. timer settings for standard baud rates ? using an external 22.1184 mh z oscillator .... .............. .............. ......... 155 23. enhanced serial pe ripheral interface (spi0) table 23.1. spi slave timing para meters ......... .............. .............. .............. ......... 168 25. programmable counter array table 25.1. pca timebase input op tions ............ .............. .............. .............. ....... 192 table 25.2. pca0cpm an d pca0pwm bit settings ? for pca capture/com pare modules ......... ................. ................ ......... 194 table 25.3. watchdog timer timeout intervals1 ......... ................. ................ ......... 203
c8051t630/1/2/3/4/5 12 rev. 1.0 list of registers sfr definition 6.1. adc0cf: adc0 configuration ........ ................ ................. ............. 37 sfr definition 6.2. adc0h: adc0 data word msb ...... ................ ................. ............. 38 sfr definition 6.3. adc0l: adc0 data word lsb ............... .............. .............. ........... 38 sfr definition 6.4. adc0cn : adc0 control ........... .............. .............. .............. ........... 39 sfr definition 6.5. adc0gth: adc0 greater-than da ta high byte ...... ........... ......... 40 sfr definition 6.6. adc0gtl: adc0 greater-than data low byte ............... ............. 40 sfr definition 6.7. adc0lth: adc0 less-than data high byte ............ ........... ......... 41 sfr definition 6.8. adc0ltl: ad c0 less-than data low byte .. ........... ........... ......... 41 sfr definition 6.9. amx0p: amux 0 positive channel select ..... ............ ........... ......... 44 sfr definition 7.1. toffh: tem perature offset measurement high byte ..... ............. 47 sfr definition 7.2. toffl: tem perature offset measurement lo w byte ................... 47 sfr definition 8.1. ida0cn: ida0 control ........... ................. .............. .............. ........... 50 sfr definition 8.2. ida0h: ida0 data word msb ...... .............. ............... ........... ......... 51 sfr definition 8.3. ida0l: ida0 data word lsb ........ .............. ............... ........... ......... 51 sfr definition 9.1. ref0cn : reference control .... .............. .............. .............. ........... 54 sfr definition 10.1. reg0cn: vo ltage regulator control .......... ............ ........... ......... 56 sfr definition 11.1. cpt0 cn: comparator0 control .............. .............. .............. ......... 59 sfr definition 11.2. cpt0md: co mparator0 mode selection ....... ................. ............. 60 sfr definition 11.3. cpt0mx: co mparator0 mux selection ...... ............ ........... ......... 62 sfr definition 12.1. dpl: data po inter low byte ....... .............. ............... ........... ......... 69 sfr definition 12.2. dph: data pointer high byte .. .............. .............. .............. ........... 69 sfr definition 12.3. sp: st ack pointer ........ .............. .............. .............. .............. ......... 70 sfr definition 12.4. acc: accumulator ........ ................. ................ ................. ............. 70 sfr definition 12.5. b: b r egister ............. .............. .............. .............. .............. ........... 70 sfr definition 12.6. psw: program status word .......... ................ ................. ............. 71 sfr definition 13.1. emi0 cn: external memory interface co ntrol .............. ................ 75 sfr definition 15.1. ie: in terrupt enable .............. ................. .............. .............. ........... 83 sfr definition 15.2. ip: inte rrupt priority ............ ................ ................. .............. ........... 84 sfr definition 15.3. eie1 : extended interrupt enable 1 ......... .............. .............. ......... 85 sfr definition 15.4. eip1 : extended interrupt priority 1 ....... .............. .............. ........... 86 sfr definition 15.5. it01cf: int0 /int1 configuration .. ................ ................. ............. 88 sfr definition 17.1. pcon: power control ............. .............. .............. .............. ........... 94 sfr definition 18.1. vdm0 cn: vdd monitor control ............. .............. .............. ......... 98 sfr definition 18.2. rstsrc : reset source ......... .............. .............. .............. ......... 100 sfr definition 19.1. clksel: clock select ............ .............. .............. .............. ......... 102 sfr definition 19.2. oscicl: inte rnal h-f oscillator calibrati on ................ .............. 103 sfr definition 19.3. oscicn: inte rnal h-f oscillator control .. ............... ........... ....... 104 sfr definition 19.4. osclcn: inte rnal l-f oscillator control ..... ............ ........... ....... 105 sfr definition 19.5. oscx cn: external oscillator control ................. .............. ......... 107 sfr definition 20.1. xbr0: port i/o crossbar register 0 ..... .............. .............. ......... 117 sfr definition 20.2. xbr1: port i/o crossbar register 1 ..... .............. .............. ......... 118 sfr definition 20.3. p0mask: port 0 mask register ..... ................ ................. ........... 119 sfr definition 20.4. p0mat: port 0 match register ... .............. ............... ........... ....... 119
rev. 1.0 13 c8051t630/1/2/3/4/5 sfr definition 20.5. p1mask: port 1 mask register ..... ................ ................. ........... 120 sfr definition 20.6. p1mat: port 1 match register ... .............. ............... ........... ....... 120 sfr definition 20.7. p0: port 0 .... .............. .............. .............. .............. .............. ......... 121 sfr definition 20.8. p0mdin: port 0 input mode ........... ................ ................. ........... 122 sfr definition 20.9. p0md out: port 0 output m ode ............... ............... ........... ....... 122 sfr definition 20.10. p0skip: port 0 skip ........... ................. .............. .............. ......... 123 sfr definition 20.11. p1: port 1 .... ................ ................. ................ ................. ........... 123 sfr definition 20.12. p1mdin: port 1 input mode ......... ................ ................. ........... 124 sfr definition 20.13. p1md out: port 1 output mode ........... .............. .............. ....... 124 sfr definition 20.14. p1skip: port 1 skip ........... ................. .............. .............. ......... 125 sfr definition 20.15. p2: port 2 .... ................ ................. ................ ................. ........... 125 sfr definition 20.16. p2md out: port 2 output mode ........... .............. .............. ....... 126 sfr definition 21.1. smb0cf: smbu s clock/configuration ........ ............ ........... ....... 133 sfr definition 21.2. smb0cn: smbu s control .............. ................ ................. ........... 135 sfr definition 21.3. smb0 adr: smbus slave address ......... .............. .............. ....... 137 sfr definition 21.4. smb0adm: smbus slave address mask .... ............ ........... ....... 138 sfr definition 21.5. smb0dat: smbu s data ................ ................ ................. ........... 139 sfr definition 22.1. scon0: serial port 0 control ..... .............. ............... ........... ....... 153 sfr definition 22.2. sbuf0: seri al (uart0) port data buffer . ............... ........... ....... 154 sfr definition 23.1. spi0cfg: spi 0 configuration ....... ................ ................. ........... 163 sfr definition 23.2. spi0cn : spi0 control ............ .............. .............. .............. ......... 164 sfr definition 23.3. spi0ckr: spi 0 clock rate ........... ................ ................. ........... 165 sfr definition 23.4. spi0dat: spi0 data ........... ................. .............. .............. ......... 165 sfr definition 24.1. ckcon: clock control ........... .............. .............. .............. ......... 170 sfr definition 24.2. tcon: timer c ontrol .............. .............. .............. .............. ......... 175 sfr definition 24.3. tmod: timer m ode ................ .............. .............. .............. ......... 176 sfr definition 24.4. tl0: timer 0 low byte ......... ................. .............. .............. ......... 177 sfr definition 24.5. tl1: timer 1 low byte ......... ................. .............. .............. ......... 177 sfr definition 24.6. th0: timer 0 high byte .............. .............. ............... ........... ....... 178 sfr definition 24.7. th1: timer 1 high byte .............. .............. ............... ........... ....... 178 sfr definition 24.8. tmr2cn: timer 2 control ............. ................ ................. ........... 182 sfr definition 24.9. tmr2rll: ti mer 2 reload register low byte ............... ........... 183 sfr definition 24.10. tmr2 rlh: timer 2 reload register high byte . .............. ....... 183 sfr definition 24.11. tmr2l: timer 2 low byte .... .............. .............. .............. ......... 183 sfr definition 24.12. tmr2h timer 2 high byte ........... ................ ................. ........... 184 sfr definition 24.13. tmr3 cn: timer 3 control .... .............. .............. .............. ......... 188 sfr definition 24.14. tmr3 rll: timer 3 reload re gister low byte ... .............. ....... 189 sfr definition 24.15. tmr3 rlh: timer 3 reload register high byte . .............. ....... 189 sfr definition 24.16. tmr3l: timer 3 low byte .... .............. .............. .............. ......... 189 sfr definition 24.17. tmr3h timer 3 high byte ........... ................ ................. ........... 190 sfr definition 25.1. pca0cn : pca control ........... .............. .............. .............. ......... 204 sfr definition 25.2. pca0md: pca mo de ............. .............. .............. .............. ......... 205 sfr definition 25.3. pca0pwm: pca pwm configuration ......... ............ ........... ....... 206 sfr definition 25.4. pca0cpmn : pca capture/compare mode .. ................. ........... 207 sfr definition 25.5. pca 0l: pca counter/timer low byte ................. .............. ....... 208
c8051t630/1/2/3/4/5 14 rev. 1.0 sfr definition 25.6. pca0h: pca counter/timer high byte ....... ............ ........... ....... 208 sfr definition 25.7. pca0cpln: pca capture module low byte . ................. ........... 209 sfr definition 25.8. pca0cphn: pca capture module high byte ................ ........... 209 c2 register definition 26.1. c2ad d: c2 address ....... .............. ............... ........... ....... 210 c2 register definition 26.2. devi ceid: c2 device id .............. ............... ........... ....... 211 c2 register definition 26.3. revi d: c2 revision id ............... .............. .............. ....... 211 c2 register definition 26.4. devc tl: c2 device contro l .............. ................. ........... 212 c2 register definition 26.5. epctl: eprom programming cont rol register ........... 212 c2 register definition 26.6. epd at: c2 eprom data .. ................ ................. ........... 213 c2 register definition 26.7. eps tat: c2 eprom status ........ ............... ........... ....... 213 c2 register definition 26.8. epaddrh: c2 eprom address hi gh byte ....... ........... 214 c2 register definition 26.9. epaddrl: c2 eprom a ddress low byte ................... 214 c2 register definition 26.10. crc 0: crc byte 0 ....... .............. ............... ........... ....... 215 c2 register definition 26.11. crc 1: crc byte 1 ....... .............. ............... ........... ....... 215 c2 register definition 26.12. crc 2: crc byte 2 ....... .............. ............... ........... ....... 216 c2 register definition 26.13. crc 3: crc byte 3 ....... .............. ............... ........... ....... 216
rev. 1.0 15 c8051t630/1/2/3/4/5 1. system overview c8051t630/1/2/3/4/5 devices are fully integrated, mi xed-signal, system-on-a-chip mcus. highlighted fea- tures are listed below. refer to table 2.1 for specific product feature selection and part ordering numbers. ? high-speed pipelined 8051-compatible microcontroller core (up to 25 mips) ? in-system, full-speed, non-intrusive debug interface (on-chip) ? c8051f336 isp flash device is availabl e for quick in-system code development ? 10-bit 500 ksps single-ended adc with analog multiplexer and integrated temperature sensor ? 10-bit current output dac ? precision calibrated 24.5 mhz internal oscillator ? 8/4/2 kb of on-chip byte-programmable eprom?(512 bytes are reserved on 8k version) ? 768 bytes of on-chip ram ? smbus/i2c, enhanced uart, and enhanced spi serial interfaces implemented in hardware ? four general-purpose 16-bit timers ? programmable counter/timer array (pca) with three capture/compare modules and watchdog timer function ? on-chip power-on reset, v dd monitor, and temperature sensor ? on-chip voltage comparator ? 17 port i/o with on-chip power-on reset, v dd monitor, watchdog timer, and clock oscillator, the c 8051t630/1/2/3/4/5 devices are truly stand-alone, system-on-a-chip solu tions. user software has complete cont rol of all peripherals, and may individually shut down any or all peripherals for power savings. code written for the c8051t630/1/2 /3/4/5 family of proc essors will run on the c8051f336 mixed-signal isp flash microcontroller, providing a quick, cost-eff ective way to develop code without requiring special emulator circuitry. the c8051t630/ 1/2/3/4/5 processors include silicon laboratories? 2-wire c2 debug and programming interface, which a llows non-intrusive (uses no on-chi p resources), full speed, in-circuit debugging using the production mcu installed in the final application. this debug logic supports inspection of memory, viewing and modification of special function registers, setting breakpoi nts, single stepping, and run and halt commands. all analog and digital peripherals are fully functional while debugging using c2. the two c2 interface pins can be shared with user functions, allowin g in-system debugging without occu- pying package pins. each device is specified for 1.8?3.6 v operation over the industrial temperature range (?45 to +85 c). an internal ldo is used to supply the processor core voltage at 1.8 v. the port i/o and rst pins are tolerant of input signals up to 5 v. the c8051t630/1/2/3/4/5 are available in 20-pin qfn rohs compliant packag- ing. see table 2.1 for ordering information. a block diagram is shown in figure 1.1.
c8051t630/1/2/3/4/5 16 rev. 1.0 figure 1.1. c8051t630/1/2 /3/4/5 block diagram port 0 drivers digital peripherals uart timers 0, 1, 2, 3 pca/ wdt smbus priority crossbar decoder p0.0/vref p0.1/ida0 p0.2/vpp p0.3/extclk p0.4/tx p0.5/rx p0.6/cnvstr p0.7 crossbar control port i/o configuration cip-51 8051 controller core 8/4/2k byte eprom program memory 256 byte sram sfr bus 512 byte xram port 1 drivers p1.0 p1.1 p1.2 p1.3 p1.4 p1.5 port 2 drivers p2.0/c2d spi analog peripherals comparator + - sysclk system clock configuration external oscillator circuit precision 24.5 mhz oscillator debug / programming hardware power on reset reset c2d c2ck/rst 10-bit 500ksps adc a m u x temp sensor vref vdd vdd extclk low-freq. oscillator p1.6 p1.7 cp0, cp0a ?t630/2/4 only voltage reference vref 10-bit idac ida0 regulator core power vdd gnd peripheral power
rev. 1.0 17 c8051t630/1/2/3/4/5 2. ordering information table 2.1. product selection guide ordering part number mips (peak) eprom memory (bytes) ram (bytes) calibrated internal 24.5 mhz oscillator internal 80 khz oscillator smbus/i 2 c enhanced spi uart timers (16-bit) programmable counter array digital port i/os 10-bit 500ksps adc 10-bit current output dac internal voltage reference temperature sensor analog comparator lead-free (rohs compliant) package c8051t630-gm258k*768yyyyy4y17yyyyyyqfn-20 c8051t631-gm258k*768yyyyy4y17 ???? y yqfn-20 C8051T632-GM254k768yyyyy4y17yyyyyyqfn-20 c8051t633-gm254k768yyyyy4y17 ???? y yqfn-20 c8051t634-gm252k768yyyyy4y17yyyyyyqfn-20 c8051t635-gm252k768yyyyy4y17 ???? y yqfn-20 * 512 bytes reserv ed for factory use
c8051t630/1/2/3/4/5 18 rev. 1.0 3. pin definitions table 3.1. pin definitions for the c8051t630/1/2/3/4/5 name pin type description v dd 3 power supply voltage. gnd 2 ground. rst / c2ck 4d i/o d i/o device reset. open-drain output of internal por or v dd monitor. an external source can initiate a system reset by driving this pin low for at least 10 s. clock signal for the c2 debug interface. p2.0/ c2d 5d i/o d i/o port 2.0. bi-directional data signal for the c2 debug interface. p0.0/ vref 1 d i/o or a in a in port 0.0. external vref input. p0.1 ida0 20 d i/o or a in aout port 0.1. ida0 output. p0.2/ v pp 19 d i/o or a in a in port 0.2. v pp programming supply voltage p0.3/ extclk 18 d i/o or a in a i/o or d in port 0.3. external clock pin. this pin can be used as the external clock input for cmos, capacitor, or rc os cillator configurations. p0.4 17 d i/o or a in port 0.4. p0.5 16 d i/o or a in port 0.5. p0.6/ cnvstr 15 d i/o or a in d in port 0.6. adc0 external convert start or ida0 update source input.
rev. 1.0 19 c8051t630/1/2/3/4/5 p0.7 14 d i/o or a in port 0.7. p1.0 13 d i/o or a in port 1.0. p1.1 12 d i/o or a in port 1.1. p1.2 11 d i/o or a in port 1.2. p1.3 10 d i/o or a in port 1.3. p1.4 9 d i/o or a in port 1.4. p1.5 8 d i/o or a in port 1.5. p1.6 7 d i/o or a in port 1.6. p1.7 6 d i/o or a in port 1.7. table 3.1. pin definitions for the c8051t630/1/2/ 3/4/5 (continued) name pin type description
c8051t630/1/2/3/4/5 20 rev. 1.0 figure 3.1. qfn-20 pino ut diagram (top view) 3 4 5 1 2 8 9 10 6 7 13 12 11 15 14 18 19 20 16 17 p0.0 gnd vdd p2.0/c2d p1.7 p1.6 p1.5 p1.4 p1.3 p1.2 p1.1 p1.0 p0.7 p0.6/ cnvstr p0.5 p0.4 p0.3/ extclk p0.2/vpp p0.1 c8051t630/1/2/3/4/5 top view gnd rst/c2ck
rev. 1.0 21 c8051t630/1/2/3/4/5 4. qfn-20 package specifications figure 4.1. qfn-20 package drawing table 4.1. qfn-20 package dimensions dimension min typ max dimension min typ max a 0.80 0.90 1.00 l 0.45 0.55 0.65 a1 0.00 0.02 0.05 l1 0.00 ? 0.15 b 0.18 0.25 0.30 aaa ? ? 0.15 d 4.00 bsc. bbb ? ? 0.10 d2 2.00 2.15 2.25 ddd ? ? 0.05 e 0.50 bsc. eee ? ? 0.08 e 4.00 bsc. z ? 0.43 ? e2 2.00 2.15 2.25 y ? 0.18 ? notes: 1. all dimensions shown are in millim eters (mm) unless otherwise noted. 2. dimensioning and tolerancing per ansi y14.5m-1994. 3. this drawing conforms to the jedec solid state outline mo-220, variation vggd except for custom features d2, e2, z, y, and l wh ich are toleranced per supplier designation. 4. recommended card reflow profile is per the je dec/ipc j-std-020c specification for small body components.
c8051t630/1/2/3/4/5 22 rev. 1.0 figure 4.2. qfn-20 recomm ended pcb land pattern table 4.2. qfn-20 p cb land pattern dimesions dimension min max dimension min max c1 3.70 x2 2.15 2.25 c2 3.70 y1 0.90 1.00 e 0.50 y2 2.15 2.25 x1 0.20 0.30 notes: general 1. all dimensions shown are in millim eters (mm) unless otherwise noted. 2. dimensioning and tolerancing is per the ansi y14.5m-1994 specification. 3. this land pattern design is based on the ipc-7351 guidelines. solder mask design 4. all metal pads are to be non-solder mask defined (nsmd). clearance between the solder mask and the metal pad is to be 60 ? m minimum, all the way around the pad. stencil design 5. a stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release. 6. the stencil thickness shoul d be 0.125mm (5 mils). 7. the ratio of stencil aperture to land pad size should be 1:1 for all perimeter pins. 8. a 2x2 array of 0.95mm openings on a 1.1mm pitch should be used for the center pad to assure the proper paste volume (71% paste coverage). card assembly 9. a no-clean, type-3 solder paste is recommended. 10. the recommended card reflow profile is per the jedec/ipc j-std-020c specification for small body components.
rev. 1.0 23 c8051t630/1/2/3/4/5 5. electrical characteristics 5.1. absolute m aximum specifications table 5.1. absolute maximum ratings parameter conditions min typ max units ambient temperature under bias ?55 ? 125 c storage temperature ?65 ? 150 c voltage on rst or any port i/o pin (except v pp during programming) with respect to gnd v dd > 2.2 v v dd < 2.2 v ?0.3 ?0.3 ? ? 5.8 v dd + 3.6 v v voltage on v pp with respect to gnd during a programming operation v dd > 2.4 v ?0.3 ? 7.0 v duration of high-voltage on v pp pin (cumulative) v pp > (v dd + 3.6 v) ? ? 10 s voltage on v dd with respect to gnd regulator in normal mode regulator in bypass mode ?0.3 ?0.3 ? ? 4.2 1.98 v v maximum total current through v dd and gnd ??500ma maximum output current sunk by rst or any port pin ??100ma note: stresses above those listed under ?absolute maximum ra tings? may cause permanent damage to the device. this is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation list ings of this specification is not implied. exposure to maximum rating conditions for extended periods may affect device reliability.
c8051t630/1/2/3/4/5 24 rev. 1.0 5.2. electrical characteristics table 5.2. global electr ical characteristics ?40 to +85 c, 25 mhz system clock unless otherwise specified. parameter conditions min typ max units supply voltage (note 1) regulator in normal mode regulator in bypass mode 1.8 1.7 3.0 1.8 3.6 1.9 v v digital supply current with cpu active v dd = 1.8 v, clock = 25 mhz ? v dd = 1.8 v, clock = 1 mhz v dd = 3.0 v, clock = 25 mhz ? v dd = 3.0 v, clock = 1 mhz ? ? ? ? 6.2 2.7 7 2.9 8.8 ? 8.9 ? ma ma ma ma digital supply current with cpu inactive (not accessing eprom) v dd = 1.8 v, clock = 25 mhz ? v dd = 1.8 v, clock = 1 mhz v dd = 3.0 v, clock = 25 mhz ? v dd = 3.0 v, clock = 1 mhz ? ? ? ? 2.2 0.41 2.3 0.42 3 ? 3.1 ? ma ma ma ma digital supply current ? (shutdown) oscillator not running (stop mode), internal regulator off ?0.2 2 a oscillator not running (stop or sus- pend mode), internal regulator on ?350400 a digital supply ram data retention voltage ?1.5? v specified operating tempera- ture range ?40 ? +85 c sysclk (system clock ? frequency) (note 2) 0 ? 25 mhz tsysl (sysclk low time) 18 ? ? ns tsysh (sysclk high time) 18 ? ? ns notes: 1. analog performance is not guaranteed when v dd is below 1.8 v. 2. sysclk must be at least 32 khz to enable debugging.
rev. 1.0 25 c8051t630/1/2/3/4/5 table 5.3. port i/o dc el ectrical characteristics v dd = 1.8 to 3.6 v, ?40 to +85 c unless otherwise specified. parameters conditions min typ max units output high voltage i oh = ?3 ma, port i/o push-pull i oh = ?10 a, port i/o push-pull i oh = ?10 ma, port i/o push-pull v dd - 0.2 v dd - 0.1 ? ? ? v dd - 0.4 ? ? ? v v v output low voltage i ol = 8.5 ma i ol = 10 a i ol = 25 ma ? ? ? ? ? 0.6 0.4 0.1 ? v v v input high voltage 0.7 x v dd ??v input low voltage ? ? 0.6 v input leakage ? current weak pullup off weak pullup on, v in = 0 v -1 ? ? 25 1 50 a a
c8051t630/1/2/3/4/5 26 rev. 1.0 table 5.4. reset elect rical characteristics ?40 to +85 c unless otherwise specified. parameter conditions min typ max units rst output low voltage i ol = 8.5 ma, ? v dd = 1.8 v to 3.6 v ??0.6v rst input high voltage 0.75 x v dd ?? v rst input low voltage ? ? 0.6 v dd rst input pullup current rst = 0.0 v ? 25 50 a v dd por ramp time ? ? 1 ms v dd monitor threshold (v rst ) 1.7 1.75 1.8 v missing clock detector ? timeout time from last system clock rising edge to reset initiation 500 625 750 s reset time delay delay between release of any reset source and code ? execution at location 0x0000 ??60s minimum rst low time to generate a system reset 15 ? ? s v dd monitor turn-on time v dd = v rst - 0.1 v ? 50 ? s v dd monitor supply current ? 20 30 a table 5.5. internal voltage re gulator electrical characteristics ?40 to +85 c unless otherwise specified. parameter conditions min typ max units input voltage range 1.8 ? 3.6 v bias current normal mode ? 30 50 a table 5.6. eprom elec trical characteristics parameter conditions min typ max units eprom size c8051t630/1 8192 1 ??bytes eprom size c8051t632/3 4096 ? ? bytes eprom size c8051t634/5 2048 ? ? bytes write cycle time (per byte) 105 155 205 s programming voltage 2 (v pp ) date code 0935 and later 5.75 6.0 6.25 v date code prior to 0935 6.25 6.375 6.5 v notes: 1. 512 bytes at location 0x1e00 to 0x1fff are not available for program storage. 2. refer to device errata for details.
rev. 1.0 27 c8051t630/1/2/3/4/5 table 5.7. internal high-frequency oscillator electri cal characteristics v dd = 1.8 to 3.6 v; t a = ?40 to +85 c unless otherwise spec ified. use factory-calibrated settings. parameter conditions min typ max units oscillator frequency ifcn = 11b 24 24.5 25 mhz oscillator supply current ? (from v dd ) 25 c, v dd = 3.0 v, oscicn.7 = 1, ocsicn.5 = 0 ? 450 700 a power supply variance constant temperature ? 0.02 ? %/v temperature variance constant supply ? 20 ? ppm/c table 5.8. internal low-frequency oscillator electri cal characteristics v dd = 1.8 to 3.6 v; t a = ?40 to +85 c unless otherwise spec ified. use factory-calibrated settings. parameter conditions min typ max units oscillator frequency oscld = 11b 72 80 88 khz oscillator supply current ? (from v dd ) 25 c, v dd = 3.0 v, osclcn.7 = 1 ?36a power supply variance constant temperature ? 0.02 ? %/v temperature variance constant supply ? 50 ? ppm/c
c8051t630/1/2/3/4/5 28 rev. 1.0 table 5.9. adc0 electr ical characteristics v dd = 3.0 v, vref = 2.40 v (refsl=0), ? 40 to +85 c unless otherwise specified. parameter conditions min typ max units dc accuracy resolution 10 bits integral nonlinearity ? 0.5 1 lsb differential nonlinearity guaranteed monotonic ? 0.5 1 lsb offset error ?2 0 2 lsb full scale error ?2 0 2 lsb offset temperature coefficient ? 45 ? ppm/c dynamic performance (10 khz sine-wave single-en ded input, 1 db below full scale, 200 ksps) signal-to-noise plus distortion 56 60 ? db total harmonic distortion up to the 5th harmonic ? 72 ? db spurious-free dynamic range ? ?75 ? db conversion rate sar conversion clock ? ? 8.33 mhz conversion time in sar clocks 10-bit mode 8-bit mode 13 11 ? ? ? ? clocks clocks track/hold acquisition time v dd >= 2.0 v v dd < 2.0 v 300 2.0 ? ? ? ? ns s throughput rate ? ? 500 ksps analog inputs adc input voltage range 0 ? vref v sampling capacitance 1x gain 0.5x gain ? ? 5 3 ? ? pf pf input multiplexer impedance ? 5 ? k ? power specifications power supply current ? (v dd supplied to adc0) operating mode, 200 ksps ? 600 900 a power supply rejection ? ?70 ? db
rev. 1.0 29 c8051t630/1/2/3/4/5 table 5.10. temperature sens or electrical characteristics v dd = 3.0 v, ? 40 to +85 c unless otherwise specified. parameter conditions min typ max units linearity ? 0.5 ? c slope ? 3.49 ? mv/c slope error* ? 40 ? v/c offset temp = 0 c ? 930 ? mv offset error* temp = 0 c ? 12 ? mv note: represents one standard deviation from the mean. table 5.11. voltage referenc e electrical ch aracteristics v dd = 3.0 v; ?40 to +85 c unless otherwise specified. parameter conditions min typ max units on-chip reference (refbe = 1) output voltage 1.2 v setting, 25 c ambient 2.4 v setting 25 c ambient 1.195 2.3 1.2 2.35 1.205 2.4 v v vref short-circuit current ? 4.5 6 ma vref temperature ? coefficient ?15?ppm/c load regulation load = 0 to 200 a to gnd, 1.2 v setting ? 3.7 ? v/a load = 0 to 200 a to gnd, 2.4 v setting ? 5.0 ? v/a vref turn-on time ? (1.2 v setting) 4.7 f tantalum, 0.1 f ceramic bypass ? 1.2 ? ms 0.1 f ceramic bypass ? 25 ? s vref turn-on time ? (2.4 v setting) 4.7 f tantalum, 0.1 f ceramic bypass ? 4.3 ? ms 0.1 f ceramic bypass ? 90 ? s power supply rejection 1.2 v setting ? 120 ? v/v 2.4 v setting ? 360 ? v/v external reference (refbe = 0) input voltage range 0 ? v dd v input current sample rate = 500 ksps; vref = 2.5 v ? 12 ? a power specifications reference bias generator refbe = 1, 2.4 v setting ? 75 100 a
c8051t630/1/2/3/4/5 30 rev. 1.0 table 5.12. idac elect rical characteristics v dd = 3.0 v, ? 40 to +85 c full-scale output current set to 2 ma unless otherwise specified. parameter conditions min typ max units static performance resolution 10 bits integral nonlinearity ? 1 2.5 lsb differential nonlinea rity guaranteed monotonic ? 0.5 1 lsb output compliance range ? ? v dd ? 1.2 v offset error ?1 0 1 a full scale error 2 ma full-scale output current 25 c ?30 0 30 a full scale error tempco ? 50 ? ppm/c v dd power supply ? rejection ratio 2 ma full-scale output current 25 c ?1 ?a/v dynamic performance output settling time to 1/2 lsb ida0h:l = 0x3ff to 0x000 ? 5 ? s startup time ? 5 ? s gain variation 1 ma fu ll scale output current ? 0.5 ma full scale output current ? ? 1 1 ? ? % % power specifications power supply current ? (v dd supplied to idac) 2 ma full scale output current 1 ma full scale output current 0.5 ma full scale output current ? ? ? 2100 1100 600 2500 1500 1000 a a a
rev. 1.0 31 c8051t630/1/2/3/4/5 table 5.13. comparator electrical characteristics v dd = 3.0 v, ?40 to +85 c unless otherwise noted. parameter conditions min typ max units response time: mode 0, vcm * = 1.5 v cp0+ ? cp0? = 100 mv ? 240 ? ns cp0+ ? cp0? = ?100 mv ? 240 ? ns response time: mode 1, vcm * = 1.5 v cp0+ ? cp0? = 100 mv ? 400 ? ns cp0+ ? cp0? = ?100 mv ? 400 ? ns response time: mode 2, vcm * = 1.5 v cp0+ ? cp0? = 100 mv ? 650 ? ns cp0+ ? cp0? = ?100 mv ? 1100 ? ns response time: mode 3, vcm * = 1.5 v cp0+ ? cp0? = 100 mv ? 2000 ? ns cp0+ ? cp0? = ?100 mv ? 5500 ? ns common-mode rejection ratio ? 1 4 mv/v positive hysteresis 1 cp0hyp1?0 = 00 ? 0 1 mv positive hysteresis 2 cp0hyp1?0 = 01 2 5 8 mv positive hysteresis 3 cp0hyp1?0 = 10 6 10 14 mv positive hysteresis 4 cp0hyp1?0 = 11 12 20 28 mv negative hysteresis 1 cp0hyn1?0 = 00 ? 0 1 mv negative hysteresis 2 cp0hyn1?0 = 01 2 5 8 mv negative hysteresis 3 cp0hyn1?0 = 10 6 10 14 mv negative hysteresis 4 cp0hyn1?0 = 11 12 20 28 mv inverting or non- inverting input voltage range ?0.25 ? v dd + 0.25 v input offset voltage ?7.5 ? 7.5 mv power specifications power supply rejection ? 0.5 ? mv/v powerup time ? 10 ? s supply current at dc mode 0 ? 26 50 a mode 1 ? 10 20 a mode 2 ? 3 6 a mode 3 ? 0.5 2 a note: vcm is the common-mode voltage on cp0+ and cp0?.
c8051t630/1/2/3/4/5 32 rev. 1.0 5.3. typical performance curves figure 5.1. normal mode digital suppl y current vs. freq uency (mpce = 1) figure 5.2. idle mode digital s upply current vs. frequency (mpce = 1) 0.0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0 0 5 10 15 20 25 sysclk (mhz) idd (ma) v dd = 1.8 v v dd > 1.8 v 0.0 0.5 1.0 1.5 2.0 2.5 0 5 10 15 20 25 sysclk (mhz) idd (ma) v dd = 1.8 v v dd > 1.8 v
rev. 1.0 33 c8051t630/1/2/3/4/5 6. 10-bit adc (adc0, c8051t630/2/4 only) adc0 on the c8051t630/2/4 is a 500 ksps, 10-bit successive-approximation- register (sar) adc with integrated track-and-hold, a gain stage programmable to 1x or 0.5x, and a programmable window detector. the adc is fully configurable under software control via special functi on registers. the adc may be con- figured to measure various different signals using th e analog multiplexer described in section ?6.5. adc0 analog multiplexer (c8051t630/2/4 only)? on page 43. the voltage reference for the adc is selected as described in section ?9. voltage reference options? on page 52. the adc0 subsystem is enabled only when the ad0en bit in the adc0 cont rol register (adc0cn) is set to lo gic 1. the adc0 subsystem is in low power shutdown when this bit is logic 0. figure 6.1. adc0 functional block diagram adc0cf amp0gn0 ad08be ad0ljst ad0sc0 ad0sc1 ad0sc2 ad0sc3 ad0sc4 10-bit sar adc ref sysclk adc0h 32 adc0cn ad0cm0 ad0cm1 ad0cm2 ad0wint ad0busy ad0int ad0tm ad0en timer 0 overflow timer 2 overflow timer 1 overflow start conversion 000 ad0busy (w) vdd adc0lth ad0wint 001 010 011 100 cnvstr input window compare logic 101 timer 3 overflow adc0ltl adc0gth adc0gtl adc0l ain from amux0 x1 or x0.5 amp0gn0
c8051t630/1/2/3/4/5 34 rev. 1.0 6.1. output code formatting the adc measures the input voltage with reference to gnd. the registers adc0h and adc0l contain the high and low bytes of the output conversion code from the adc at the completion of each conversion. data can be right-justified or left-justified, depending on the setting of the ad0ljst bit. conversion codes are represented as 10-bit unsigned integers. inputs ar e measured from 0 to vref x 1023/1024. example codes are shown below for both right-justified and left -justified data. unused bits in the adc0h and adc0l registers are set to 0. 6.2. 8-bit mode setting the adc08be bit in register adc0cf to 1 will put the adc in 8-bit mode. in 8-bit mode, only the 8 msbs of data are converted, and the adc0h register holds the results. the ad0ljst bit is ignored for 8- bit mode. 8-bit conversions take two fewer sar clock cycles than 10-bit co nversions, so the conversion is completed faster, and a 500 ksps sampling rate can be achieved with a slower sar clock. 6.3. modes of operation adc0 has a maximum conversion speed of 500 ksps. t he adc0 conversion clock is a divided version of the system clock, determined by the ad0sc bits in the adc0cf register. 6.3.1. starting a conversion a conversion can be initiated in one of six ways, depending on the programmed states of the adc0 start of conversion mode bits (ad0cm2 ? 0) in register adc0cn. conversions may be initiated by one of the fol- lowing: 1. writing a 1 to the ad0busy bit of register adc0cn 2. a timer 0 overflow (i.e., ti med continuous conversions) 3. a timer 2 overflow 4. a timer 1 overflow 5. a rising edge on the cnvstr input signal 6. a timer 3 overflow writing a 1 to ad0busy provides software contro l of adc0 whereby conversions are performed "on- demand". during conversion, the ad0busy bit is set to logic 1 and reset to logic 0 when the conversion is complete. the falling edge of ad0bu sy triggers an interrupt (when enabl ed) and sets the adc0 interrupt flag (ad0int). note: when polling for adc conversion completions, the adc0 in terrupt flag (ad0int) should be used. converted data is available in th e adc0 data registers, adc0h:adc0l, when bit ad0int is logic 1. note that when timer 2 or timer 3 overfl ows are used as the conversi on source, low byte over- flows are used if timer 2/3 is in 8-bit mode; high by te overflows are used if timer 2/3 is in 16-bit mode. see section ?24. timers? on page 169 for timer configuration. important note about using cnvstr: the cnvstr input pin also functions as a port i/o pin. when the cnvstr input is used as t he adc0 conversion source, the associated pin should be skipped by the digi- tal crossbar. see section ?20. port input/output? on page 109 for details on port i/o configuration. input voltage right-justified adc0h:adc0l (ad0ljst = 0) left-justified adc0h:adc0l (ad0ljst = 1) vref x 1023/1024 0x03ff 0xffc0 vref x 512/1024 0x0200 0x8000 vref x 256/1024 0x0100 0x4000 0 0x0000 0x0000
rev. 1.0 35 c8051t630/1/2/3/4/5 6.3.2. tracking modes the ad0tm bit in regi ster adc0cn enables "delayed conversion s", and will delay the actual conversion start by three sar clock cycles, during which time t he adc will continue to track th e input. if ad0tm is left at logic 0, a conversion will begin im mediately, without the extra tracking time. for internal start-of-conver- sion sources, the adc will track anyt ime it is not pe rforming a conver sion. when the cnvstr signal is used to initiate conversions, adc0 will track either when ad0tm is logic 1, or when ad0tm is logic 0 and cnvstr is held low. see figure 6.2 for track and convert timing details. delayed conversion mode is use- ful when amux settings are frequently changed, due to the settling time requirements described in section ?6.3.3. settling time requirements? on page 36. figure 6.2. 10-bit adc track and conversion example timing write '1' to ad0busy, timer 0, timer 2, timer 1 overflow (ad0cm[2:0]=000, 001, 010, 011) ad0tm=1 track convert track ad0tm=0 track convert track sar clocks sar clocks b. adc timing for internal trigger source cnvstr (ad0cm[2:0]=1xx) ad0tm=1 a. adc timing for ex ternal trigger source track convert n/c ad0tm=0 track convert track *conversion ends at rising edge of 12 th clock in 8-bit mode *conversion ends at rising edge of 15 th clock in 8-bit mode *conversion ends at rising edge of 12 th clock in 8-bit mode 123456789 10 11 12* 13 14 123456789 10 11 12 13 14 15* 16 17 n/c sar clocks *conversion ends at rising edge of 15 th clock in 8-bit mode sar clocks 123456789 10 11 12 13 14 15* 16 17 123456789 10 11 12* 13 14
c8051t630/1/2/3/4/5 36 rev. 1.0 6.3.3. settling time requirements a minimum tracking time is required before each conversi on to ensure that an accurate conversion is per- formed. this tracking time is determined by any se ries impedance, including the amux0 resistance, the the adc0 sampling capacitance, and the accuracy requir ed for the conversion. note that in delayed track- ing mode, three sar clocks are used for tracking at th e start of every conversion. for many applications, these three sar clocks will meet the mi nimum tracking ti me requirements. figure 6.3 shows the equivalent adc0 input circuit. the required adc0 settling time for a given settling accuracy (sa) may be approximated by equation 6. 1. see table 5.9 for adc0 minimum settling time requirements as well as the mux impedance and sampling capacitor values. equation 6.1. adc0 settling time requirements where: sa is the settling accuracy, given as a fraction of an lsb (for example, 0.25 to settle within 1/4 lsb) t is the required settling time in seconds r total is the sum of the amux0 resistance and any external source resistance. n is the adc resolution in bits (10). figure 6.3. adc0 eq uivalent input circuits t 2 n sa ------ - ?? ?? r total c sample ? ln = r mux c sample rc input = r mux * c sample mux select input pin note: see electrical specification tables for r mux and c sample parameters.
rev. 1.0 37 c8051t630/1/2/3/4/5 sfr address = 0xbc sfr definition 6.1. adc0 cf: adc0 configuration bit76543210 name ad0sc[4:0] ad0ljst ad08be amp0gn0 type r/w r/w r/w r/w reset 11111001 bit name function 7:3 ad0sc[4:0] adc0 sar conversion cl ock period bits. sar conversion clock is derived from syste m clock by the following equation, where ad0sc refers to the 5-bit value held in bits ad0sc4 ? 0. sar conversion clock requirements are given in the adc specification table. note: if the memory power controller is enabled (mpce = '1'), ad0sc must be set to at least "00001" for proper adc operation. 2ad0ljst adc0 left justify select. 0: data in adc0h:adc0l re gisters are right-justified. 1: data in adc0h:adc0l re gisters are left-justified. note: the ad0ljst bit is only valid for 10-bit mode (ad08be = 0). 1ad08be 8-bit mode enable. 0: adc operates in 10-bit mode (normal). 1: adc operates in 8-bit mode. note: when ad08be is set to 1, the ad0ljst bit is ignored. 0amp0gn0 adc gain control bit. 0: gain = 0.5 1: gain = 1 ad0sc sysclk clk sar ------------ ---------- - 1 ? =
c8051t630/1/2/3/4/5 38 rev. 1.0 sfr address = 0xbe sfr address = 0xbd sfr definition 6.2. adc0h: adc0 data word msb bit76543210 name adc0h[7:0] type r/w reset 00000000 bit name function 7:0 adc0h[7:0] adc0 data word high-order bits. for ad0ljst = 0: bits 7 ? 2 will read 000000b. bits 1 ? 0 are the upper 2 bits of the 10- bit adc0 data word. for ad0ljst = 1: bits 7 ? 0 are the most-significant bits of the 10-bit adc0 data word. note: in 8-bit mode ad0ljst is ignored, and adc0h holds the 8-bit data word. sfr definition 6.3. adc0l: adc0 data word lsb bit76543210 name adc0l[7:0] type r/w reset 00000000 bit name function 7:0 adc0l[7:0] adc0 data word low-order bits. for ad0ljst = 0: bits 7 ? 0 are the lower 8 bits of the 10-bit data word. for ad0ljst = 1: bits 7 ? 6 are the lower 2 bits of the 10-bit data word. bits 5 ? 0 will read 000000b. note: in 8-bit mode ad0ljst is ignored, and adc0l will read back 00000000b.
rev. 1.0 39 c8051t630/1/2/3/4/5 sfr address = 0xe8; bit-addressable sfr definition 6.4. a dc0cn: adc0 control bit76543210 name ad0en ad0tm ad0int ad0busy ad0wint ad0cm[2:0] type r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7ad0en adc0 enable bit. 0: adc0 disabled. adc0 is in low-power shutdown. 1: adc0 enabled. adc0 is active and ready for data conversions. 6ad0tm adc0 track mode bit. 0: normal track mode: when adc0 is ena bled, tracking is continuous unless a con- version is in progress. conversion begins immediately on start-of-conversion event, as defined by ad0cm[2:0]. 1: delayed track mode: when adc0 is enabled, input is tracked when a conversion is not in progress. a start-of-conversion sign al initiates three sar clocks of additional tracking, and then begins the conversion. 5ad0int adc0 conversion comple te interrupt flag. 0: adc0 has not completed a data conv ersion since ad0int was last cleared. 1: adc0 has completed a data conversion. 4ad0busy adc0 busy bit. read: 0: adc0 conversion is not in progress. 1: adc0 conversion is in prog- ress. write: 0: no effect. 1: initiates adc0 conversion if ad0cm[2 : 0] = 000b 3 ad0wint adc0 window compare interrupt flag. 0: adc0 window comparison data match ha s not occurred since this flag was last cleared. 1: adc0 window comparison data match has occurred. 2:0 ad0cm[2:0] adc0 start of conversion mode select. 000: adc0 start-of-conversion s ource is write of 1 to ad0busy. 001: adc0 start-of-conversion source is overflow of timer 0. 010: adc0 start-of-conversion source is overflow of timer 2. 011: adc0 start-of-conversion source is overflow of timer 1. 100: adc0 start-of-conversion source is rising edge of external cnvstr. 101: adc0 start-of-conversion source is overflow of timer 3. 11x: reserved.
c8051t630/1/2/3/4/5 40 rev. 1.0 6.4. programmable window detector the adc programmable window detector continuously compares the adc0 output registers to user-pro- grammed limits, and notifies the system when a desired co ndition is detected. this is especially effective in an interrupt-driven system, saving code space and cpu ba ndwidth while delivering faster system response times. the window detector interrupt flag (ad0wint in register adc0cn) can also be used in polled mode. the adc0 greater-than (adc0gth, adc0gtl) and less-than (adc0lth, adc0ltl) registers hold the comparison valu es. the window detector flag can be programmed to indicate when mea- sured data is inside or outside of the user-progr ammed limits, depending on the contents of the adc0 less-than and adc0 greater-than registers. sfr address = 0xc4 sfr address = 0xc3 sfr definition 6.5. adc0gth: adc0 greater-than data high byte bit76543210 name adc0gth[7:0] type r/w reset 11111111 bit name function 7:0 adc0gth[7:0] adc0 greater-than data word high-order bits. sfr definition 6.6. adc0gtl: adc0 greater-than data low byte bit76543210 name adc0gtl[7:0] type r/w reset 11111111 bit name function 7:0 adc0gtl[7:0] adc0 greater-than data word low-order bits.
rev. 1.0 41 c8051t630/1/2/3/4/5 sfr address = 0xc6 sfr address = 0xc5 sfr definition 6.7. adc0lth: adc0 less-than data high byte bit76543210 name adc0lth[7:0] type r/w reset 00000000 bit name function 7:0 adc0lth[7:0] adc0 less-than data word high-order bits. sfr definition 6.8. adc0ltl: adc0 less -than data low byte bit76543210 name adc0ltl[7:0] type r/w reset 00000000 bit name function 7:0 adc0ltl[7:0] adc0 less-than data word low-order bits.
c8051t630/1/2/3/4/5 42 rev. 1.0 6.4.1. window detector example figure 6.4 shows two example window comparisons for right-justified data, with adc0lth:adc0ltl = 0x0080 (128d) and adc0gth: adc0gtl = 0x0040 (64d). the input voltage can range from 0 to vref x (1023/1024) with respect to gnd, and is represented by a 10-bit unsigned integer value. in the left example, an ad0wint interrup t will be generated if the adc0 conversion word (adc0h:adc0l) is within the range defined by adc0gth:adc0gtl and adc0lth:adc0ltl (if 0x0040 < adc0h:adc0l < 0x0080). in the right example, and ad0wint interrup t will be generated if the adc0 conversion word is outside of the range defined by the adc0gt and adc0lt registers (if adc0h:adc0l < 0x0040 or adc0h:adc0l > 0x0080) . figure 6.5 shows an example using left-justi- fied data with the same comparison values. figure 6.4. adc window compare example: right-justified data figure 6.5. adc window compare example: left-justified data 0x03ff 0x0081 0x0080 0x007f 0x0041 0x0040 0x003f 0x0000 0 input voltage (ain - gnd) vref x (1023/ 1024) vref x (128/1024) vref x (64/1024) ad0wint=1 ad0wint not affected ad0wint not affected adc0lth:adc0ltl adc0gth:adc0gtl 0x03ff 0x0081 0x0080 0x007f 0x0041 0x0040 0x003f 0x0000 0 input voltage (ain - gnd) vref x (1023/ 1024) vref x (128/1024) vref x (64/1024) ad0wint not affected ad0wint=1 ad0wint=1 adc0h:adc0l adc0h:adc0l adc0gth:adc0gtl adc0lth:adc0ltl 0xffc0 0x2040 0x2000 0x1fc0 0x1040 0x1000 0x0fc0 0x0000 0 input voltage (ain - gnd) vref x (1023/ 1024) vref x (128/1024) vref x (64/1024) ad0wint=1 ad0wint not affected ad0wint not affected adc0lth:adc0ltl adc0gth:adc0gtl 0xffc0 0x2040 0x2000 0x1fc0 0x1040 0x1000 0x0fc0 0x0000 0 input voltage (ain - gnd) vref x (1023/ 1024) vref x (128/1024) vref x (64/1024) ad0wint not affected ad0wint=1 ad0wint=1 adc0h:adc0l adc0h:adc0l adc0lth:adc0ltl adc0gth:adc0gtl
rev. 1.0 43 c8051t630/1/2/3/4/5 6.5. adc0 analog mu ltiplexer (c8051t630/2/4 only) adc0 on the c8051t630/2/4 uses an a nalog input multiplexer to select the positive input to the adc. any of the following may be selected as the positive inpu t: port 0 and 1 i/o pins, t he on-chip temperature sen- sor, or the positive power supply (v dd ). the adc0 input channel is se lected in the amx0p register described in sfr definition 6.9. figure 6.6. adc0 multip lexer block diagram important note about adc0 input configuration: port pins selected as adc0 inputs should be config- ured as analog inputs, and should be skipped by the digital crossbar. to configure a port pin for analog input, set to 0 the corresponding bit in register pnmdin. to force the crossbar to skip a port pin, set to 1 the corresponding bit in register pnskip. see section ?20. port input/output? on page 109 for more port i/o configuration details. adc0 temp sensor amux vdd amx0p amx0p4 amx0p3 amx0p2 amx0p1 amx0p0 p0.0 p1.7
c8051t630/1/2/3/4/5 44 rev. 1.0 sfr address = 0xbb sfr definition 6.9. amx0p: amux0 positive channel select bit76543210 name amx0p[4:0] type rrr r/w reset 00011111 bit name function 7:5 unused unused. read = 00 0b; write = don?t care. 4:0 amx0p[4:0] amux0 positive input selection. 00000: p0.0 00001: p0.1 00010: p0.2 00011: p0.3 00100: p0.4 00101: p0.5 00110: p0.6 00111: p0.7 01000: p1.0 01001: p1.1 01010: p1.2 01011: p1.3 01100: p1.4 01101: p1.5 01110: p1.6 01111: p1.7 10000: temp sensor 10001: v dd 10010 ? 11111: no input selected
rev. 1.0 45 c8051t630/1/2/3/4/5 7. temperature sensor (c8051t630/2/4 only) an on-chip temperature sensor is included on the c8 051t630/2/4 which can be di rectly accessed via the adc multiplexer. to use the adc to measure the temperature sensor, the adc mux channel should be configured to connect to the temperature sensor. the temperature sensor transfer function is shown in figure 7.1. the output voltage (v temp ) is the positive adc input when th e adc multiplexer is set correctly. the tempe bit in register ref0cn enables/disables the temperature sensor, as described in sfr defini- tion 9.1. while disabled, the temperature sensor de faults to a high impedance state and any adc mea- surements performed on the sensor will result in meaningless data. refer to table 5.10 for the slope and offset parameters of the temperature sensor. figure 7.1. temperature sensor transfer function 7.1. calibration the uncalibrated temperature sensor output is extrem ely linear and suitable for relative temperature mea- surements (see table 5.10 on page 29 for specificatio ns). for absolute temperature measurements, offset and/or gain calibration is recommended. a single-point offset measurement of the temperature sensor is performed on each device during production test. the registers toffh and toffl, shown in sfr defini- tion 7.1 and sfr definition 7.2 repr esent the output of the adc when re ading the temperature sensor at 0 degrees celsius, and using the internal regulator as a voltage reference. figure 7.2 shows the typical temperature sensor error assuming a 1-point calibration at 0 c. parameters that affect adc measurement, in particular the voltage reference value, will also affect temperature measurement. temperature voltage v temp = ( slope x temp c ) + offset offset (v at 0 celsius) slope (v / deg c) temp c = (v temp - offset ) / slope
c8051t630/1/2/3/4/5 46 rev. 1.0 figure 7.2. temperature sensor error wi th 1-point calibration at 0 celsius -40.00 -20.00 0.00 20.00 40.00 60.00 80.00 temperature (degrees c) error (degrees c) -5.00 -4.00 -3.00 -2.00 -1.00 0.00 1.00 2.00 3.00 4.00 5.00 -5.00 -4.00 -3.00 -2.00 -1.00 0.00 1.00 2.00 3.00 4.00 5.00
rev. 1.0 47 c8051t630/1/2/3/4/5 sfr address = 0x86 sfr address = 0x85 sfr definition 7.1. toffh: temperat ure offset measurement high byte bit76543210 name toff[9:2] type r/w reset varies varies varies varies varies varies varies varies bit name function 7:0 toff[9:2] temperature sensor offset high order bits. the temperature sensor offset registers r epresent the output of the adc when mea- suring the temperature sensor at 0 c, with the voltage reference set to the internal regulator. the temperature sensor offset information is left-justified. one lsb of this measurement is equivalent to one lsb of the adc output under the measurement conditions. sfr definition 7.2. toffl: temperat ure offset measurement low byte bit76543210 name toff[1:0] type r/w rrrrrr reset variesvaries000000 bit name function 7:6 toff[1:0] temperature sensor offset low order bits. the temperature sensor offset registers r epresent the output of the adc when mea- suring the temperature sensor at 0 c, with the voltage reference set to the internal regulator. the temperature sensor offset information is left-justified. one lsb of this measurement is equivalent to one lsb of the adc output under the measurement conditions. 5:0 unused unused. read = 000000b; write = don?t care.
c8051t630/1/2/3/4/5 48 rev. 1.0 8. 10-bit current mode da c (ida0, c8051t630/2/4 only) the c8051t630/2/4 device includes a 10-bit curren t-mode digital-to-analog converter (idac). the maxi- mum current output of the idac can be adjusted fo r three different current se ttings; 0.5 ma, 1 ma, and 2 ma. the idac is enabled or disabled with the ida0en bit in the ida0 control register (see sfr defini- tion 8.1). when ida0en is set to 0, the idac por t pin (p0.1) behaves as a normal gpio pin. when ida0en is set to 1, the digital output drivers and we ak pullup for the idac pin are automatically disabled, and the pin is connected to the idac output. an intern al bandgap bias generator is used to generate a ref- erence current for the idac whenever it is enabled. when using the idac, bit 1 in the p0skip register should be set to 1, to force th e crossbar to sk ip the idac pin. 8.1. ida0 output scheduling ida0 features a flexible output update mechanism which allows for seamless full-scale changes and sup- ports jitter-free updates for wavefo rm generation. three update modes are provided, allowing idac output updates on a write to ida0h, on a time r overflow, or on an external pin edge. 8.1.1. update output on-demand in its default mode (ida0cn.[6:4] = 111) the ida0 output is updated ?on-demand? on a write to the high- byte of the ida0 data register (ida0h). it is important to note that writes to ida0l are held in this mode, and have no effect on the ida0 output until a write to ida0h takes place. if writing a full 10-b it word to the idac data registers, the 10-bit data word is written to the low byte (ida0l) and high byte (ida0h) data reg- isters. data is latched into ida0 after a write to the ida0h register, so the write sequence should be ida0l followed by ida0h if the full 10-bit resolution is required. the idac can be used in 8-bit mode by initializing ida0l to the desired value (typically 0x00), and writing data to only ida0h (see section 8.2 for information on the format of the 10-bit idac data word within the 16-bit sfr space). figure 8.1. ida0 fun ctional block diagram ida0 10 ida0 ida0cn ida0en ida0cm2 ida0cm1 ida0cm0 ida0omd1 ida0omd0 ida0h ida0l latch 8 2 ida0h timer 0 timer 1 timer 2 timer 3 cnvstr
rev. 1.0 49 c8051t630/1/2/3/4/5 8.1.2. update output based on timer overflow similar to the adc operation, in which an adc conv ersion can be initiated by a timer overflow indepen- dently of the processor, the idac outputs can use a timer overflow to schedule an output update event. this feature is useful in systems where the idac is used to generate a waveform of a defined sampling rate by eliminating the effects of variable interrupt la tency and instruction execution on the timing of the idac output. when the ida0cm bits (ida0cn.[6:4]) ar e set to 000, 001, 010 or 011, writes to both idac data registers (ida0l and ida0h) are held until an a ssociated timer overflow event (timer 0, timer 1, timer 2 or timer 3, respectively) occurs, at which ti me the ida0h:ida0l contents are copied to the idac input latches, allowing the idac output to change to the new value. 8.1.3. update output based on cnvstr edge the idac output can also be configured to update on a rising edge, falling edge, or both edges of the external cnvstr signal. when the ida0cm bits (ida0cn.[6:4]) ar e set to 100, 101, or 110, writes to both idac data registers (ida0l and ida0h) are held unt il an edge occurs on the cnvstr input pin. the par- ticular setting of the ida0cm bits determines whether idac outputs are updated on rising, falling, or both edges of cnvstr. when a corresponding edge occurs, the ida0h:ida0l contents are copied to the idac input latches, allowing the idac output to change to the new value. 8.2. idac output mapping the idac data registers (ida0h and ida0l) are left-j ustified, meaning that the eight msbs of the idac output word are mapped to bits 7 ? 0 of the ida0h register, and the two lsbs of the idac output word are mapped to bits 7 and 6 of the ida0l register. the data word mapping for the idac is shown in figure 8.2. figure 8.2. ida0 data word mapping the full-scale output current of the idac is selected using the ida0omd bits (ida0cn[1:0]). by default, the idac is set to a full-scale output current of 2 ma. the ida0omd bits can also be configured to provide full-scale output currents of 1 ma or 0.5 ma, as shown in sfr definition 8.1. ida0h ida0l b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 input data word (ida09?ida00) output current ida0omd[1:0] = 1x output current ida0omd[1:0] = 01 output current ida0omd[1:0] = 00 0x000 0 ma 0 ma 0 ma 0x001 1/1024 x 2 ma 1/1024 x 1 ma 1/1024 x 0.5 ma 0x200 512/1024 x 2 ma 512/1024 x 1 ma 512/1024 x 0.5 ma 0x3ff 1023/1024 x 2 ma 1023/1024 x 1 ma 1023/1024 x 0.5 ma
c8051t630/1/2/3/4/5 50 rev. 1.0 sfr address = 0xb9 sfr definition 8.1. ida0cn: ida0 control bit76543210 name ida0en ida0cm[2:0 ] ida0omd[1:0] type r/w r/w r r r/w reset 01110010 bit name function 7ida0en ida0 enable. 0: ida0 disabled. 1: ida0 enabled. 6:4 ida0cm[2:0] ida0 update source select bits. 000: dac output updates on timer 0 overflow. 001: dac output updates on timer 1 overflow. 010: dac output updates on timer 2 overflow. 011: dac output updates on timer 3 overflow. 100: dac output updates on rising edge of cnvstr. 101: dac output updates on falling edge of cnvstr. 110: dac output updates on any edge of cnvstr. 111: dac output updates on write to ida0h. 3:2 unused unused. read = 00b. write = don?t care. 1:0 ida0omd[1:0] ida0 output mode select bits. 00: 0.5 ma full-scale output current. 01: 1.0 ma full-scale output current. 1x: 2.0 ma full-scale output current.
rev. 1.0 51 c8051t630/1/2/3/4/5 sfr address = 0x97 sfr address = 0x96 sfr definition 8.2. ida0h: ida0 data word msb bit76543210 name ida0[9:2] type r/w reset 00000000 bit name function 7:0 ida0[9:2] ida0 data word high-order bits. upper 8 bits of the 10-bit ida0 data word. sfr definition 8.3. ida0l: ida0 data word lsb bit76543210 name ida0[1:0] type r/w rrrrrr reset 00000000 bit name function 7:6 ida0[1:0] ida0 data word low-order bits. lower 2 bits of the 10-bit ida0 data word. 5:0 unused unused. read = 000000b. write = don?t care.
c8051t630/1/2/3/4/5 52 rev. 1.0 9. voltage reference options the voltage reference multiplexer for the adc is configurable to use an externally connected voltage refer- ence, the on-chip reference voltage generator routed to the vref pin, the unregulated power supply volt- age (v dd ), or the regulated 1.8 v internal supply (see fi gure 9.1). the refsl bit in the reference control register (ref0cn, sfr definition 9.1) selects the reference source for the adc. for an external source or the on-chip reference, refsl should be set to 0 to select the vref pin. to use v dd as the reference source, refsl should be set to 1. to override this selection and use the internal regulator as the reference source, the regovr bi t can be set to 1. the biase bit enables the inte rnal voltage bias ge nerator, which is used by ma ny of the analo g peripherals on the device. this bias is automatically enabled when any peripheral which requires it is enabled, and it does not need to be enabled manually. the bias generator may be enabled manually by writing a 1 to the biase bit in register ref0cn. the el ectrical specifications for the volt age reference circuit are given in table 5.11. the c8051t630/2/4 devices also include an on-chip volt age reference circuit whic h consists of a 1.2 v, temperature stable bandgap voltage reference generator and a selectable-gain output buffer amplifier. the buffer is configured for 1x or 2x gain using the refb gs bit in register ref0cn. on the 1x gain setting the output voltage is nominally 1.2 v, and on the 2x gain setting the output voltage is nominally 2.4 v. the on- chip voltage reference can be driven on the vref pin by setting the refbe bit in register ref0cn to a 1. the maximum load seen by the vref pin must be less than 200 a to gnd. bypass capacitors of 0.1 f and 4.7 f are recommended from the vref pin to g nd, and a minimum of 0.1uf is required. if the on- chip reference is not used, the refbe bit should be cl eared to 0. electrical specifications for the on-chip voltage reference are given in table 5.11. important note about the vref pin: when using either an external vo ltage reference or the on-chip ref- erence circuitry, the vref pin should be configured as an analog pin and skipped by the digital crossbar. refer to section ?20. port input/output? on page 109 for the location of the vref pin, as well as details of how to configure the pin in analog mode and to be skipped by the crossbar.
rev. 1.0 53 c8051t630/1/2/3/4/5 figure 9.1. voltage refere nce functional block diagram to analog mux vdd vref r1 vdd external voltage reference circuit gnd temp sensor en bias generator to adc, idac, internal oscillators, reference, tempsensor en ioscen 0 1 ref0cn refsl tempe biase refbe regovr refbgs refbe recommended bypass capacitors + 4.7 ? f0.1 ? f vref (to adc) 0 1 internal regulator regovr 1.2v reference en 1x/2x refbgs
c8051t630/1/2/3/4/5 54 rev. 1.0 sfr address = 0xd1 sfr definition 9.1. ref0 cn: reference control bit76543210 name refbgs regovr refsl tempe biase refbe type r/w r r r/w r/w r/w r/w r/w reset 00000000 bit name function 7 refbgs reference buffer gain select. this bit selects between 1x and 2x gain for the on-chip voltage reference buffer. 0: 2x gain 1: 1x gain 6:5 unused unused. read = 00b; write = don?t care. 4regovr regulator reference override. this bit ?overrides? the refsl bit, and allows the internal regulator to be used as a ref- erence source. 0: the voltage reference source is selected by the refsl bit. 1: the internal regulator is used as the voltage reference. 3 refsl voltage reference select. this bit selects the adcs voltage reference. 0: v ref pin used as voltage reference. 1: v dd used as voltage reference. 2 tempe temperature sensor enable bit. 0: internal temperature sensor off. 1: internal temperature sensor on. 1 biase internal analog bias generator enable bit. 0: internal bias generator off. 1: internal bias generator on. 0 refbe on-chip reference buffer enable bit. 0: on-chip reference buffer off. 1: on-chip reference buffer on. internal voltage reference driven on the v ref pin.
rev. 1.0 55 c8051t630/1/2/3/4/5 10. voltage regulator (reg0) c8051t630/1/2/3/4/5 devices include an internal voltag e regulator (reg0) to regulate the internal core supply to 1.8 v from a v dd supply of 1.8 to 3.6 v. two power-saving modes are built into the regulator to help reduce current consumption in low-power ap plications. these modes are accessed through the reg0cn register (sfr definition 10.1). electrical ch aracteristics for the on-chip regulator are specified in table 5.5 on page 26 if an external regulator is used to power the device, the internal regulator may be put into bypass mode using the bypass bit. the internal regulator should never be placed in bypass mode unless an external 1.8 v regulator is used to supply v dd . doing so could cause permanent damage to the device. under default conditio ns, when the device enters stop mode th e internal regulator will remain on. this allows any enabled reset source to generate a reset for the device and bring the device out of stop mode. for additional power savings, the stopcf bit can be used to shut down the regulator and the internal power network of the device when the part enters stop mode. when stopcf is set to 1, the rst pin or a full power cycle of the device are the only methods of generating a reset.
c8051t630/1/2/3/4/5 56 rev. 1.0 sfr address = 0xc7 sfr definition 10.1. reg0cn: voltage regulator control bit76543210 name stopcf bypass mpce type r/w r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7stopcf stop mode configuration. this bit configures the regulator?s be havior when the device enters stop mode. 0: regulator is still active in stop m ode. any enabled reset source will reset the device. 1: regulator is shut down in stop mode. only the rst pin or power cycle can reset the device. 6 bypass bypass internal regulator. this bit places the regulator in bypass mode, turning off the regulator, and allowing the core to run directly from the v dd supply pin. 0: normal mode?regulator is on. 1: bypass mode?regulator is off, and the mi crocontroller core operates directly from the v dd supply voltage. important: bypass mode is for use with an external regulator as the supply voltage only. never place the regulator in bypass mode when the v dd supply voltage is greater than the specifications given in table 5.1 on page 23. doing so may cause permanent damage to the device. 5:1 reserved reserved. must write 00000b 0mpce memory power controller enable. this bit can help the system save power at slower system clock frequencies (about 2.0 mhz or less) by automatically shutti ng down the eprom memory between clocks when information is not being fetched from the eprom memory. 0: normal mode?memory power controller disabled (eprom memory is always on). 1: low power mode?memory power controller enabled (eprom memory turns on/off as needed). note: if an external clock source is used with the memory power controller enabled, and the clock frequency changes from slow (<2.0 mhz) to fast (> 2.0 mhz), the eprom power will turn on, and up to 20 clocks may be "skipped" to ensure that the eprom power is stable before reading memory.
rev. 1.0 57 c8051t630/1/2/3/4/5 11. comparator0 c8051t630/1/2/3/4/5 devices include an on-chip pr ogrammable voltage comparator, comparator0, shown in figure 11.1. the comparator offers programmable response time a nd hysteresis, an analog in put multiplexer, and two outputs that are optionally availabl e at the port pins: a synchronous ?latched? output (cp0), or an asyn- chronous ?raw? output (cp0a). the asynchronous cp0a signal is available even when the system clock is not active. this allows the comparator to operate and generate an output with the device in stop mode. when assigned to a port pin, the comparator outpu t may be configured as open drain or push-pull (see section ?20.4. port i/o initialization? on page 116). comparator0 may also be used as a reset source (see section ?18.5. comparator0 reset? on page 99). the comparator0 inputs are selected by the comparator input multiplexer, as detailed in section ?11.1. comparator multiplexer? on page 61. figure 11.1. comparator0 functional block diagram the comparator output can be polled in software, used as an interrupt source, and/or routed to a port pin. when routed to a port pin, the comp arator output is available asynch ronous or synchronous to the system clock; the asynchronous output is available even in stop mode (with no system clock active). when dis- abled, the comparator output (if assigned to a port i/o pin via the crossbar) defaults to the logic low state, and the power supply to the comparat or is turned off. see section ?20.3. priority crossbar decoder? on page 114 for details on configuring comparator outputs via the digital crossbar. comparator inputs can be externally driven from ?0.25 v to (v dd ) + 0.25 v without damage or upset. the complete comparator elec- trical specifications are given in section ?5. electrical characteristics? on page 23. vdd reset decision tree + - crossbar q q set clr d q q set clr d (synchronizer) gnd cp0 + cp0 - cpt0md cp0rie cp0fie cp0md1 cp0md0 cp0 cp0a cp0 interrupt 0 1 0 1 cp0rif cp0fif 0 1 cp0en 0 1 ea comparator input mux cpt0cn cp0en cp0out cp0rif cp0fif cp0hyp1 cp0hyp0 cp0hyn1 cp0hyn0
c8051t630/1/2/3/4/5 58 rev. 1.0 the comparator response time may be configured in software via the cpt0md register (see sfr defini- tion 11.2). selecting a longer response time reduces the comparator supply current. figure 11.2. compar ator hysteresis plot the comparator hysteresis is software-programmabl e via its comparator cont rol register cpt0cn. the user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hyst eresis around the threshold voltage. the comparator hysteresis is programmed using bits3 ? 0 in the comparator control register cpt0cn (shown in sfr definition 11.1). the amount of negativ e hysteresis voltage is dete rmined by the settings of the cp0hyn bits. as shown in figure 11.2, settings of 20, 10 or 5 mv of negative hysteresis can be pro- grammed, or negative hysteresis can be disabled. in a similar way, the amount of positive hysteresis is determined by the setting the cp0hyp bits. comparator interrupts can be genera ted on both rising-e dge and falling-edge output transitions. (for inter- rupt enable and priority control, see section ?15.1. mcu interrupt sources and vectors? on page 81). the cp0fif flag is set to logic 1 upo n a comparator falling-edge occurrence , and the cp0rif flag is set to logic 1 upon the comparator rising-edge occurrence. once set, these bits remain set until cleared by soft- ware. the comparator rising-edge interrupt mask is enabled by setting cp0rie to a logic 1. the comparator0 falling-edge interrupt mask is enabled by se tting cp0fie to a logic 1. the output state of the comparator can be obtained at any time by reading the cp0out bit. the compar- ator is enabled by setting the cp0en bit to logic 1, and is disabled by clearing this bit to logic 0. note that false rising ed ges and falling edges can be detected when the comparator is fi rst powered on or if changes are made to the hy steresis or response time control bits. therefore, it is recommended that the rising-edge and falling-edge flags be explicitly cleared to logic 0 a sh ort time after the comparator is enabled or its mode bits have been changed. positive hysteresis voltage (programmed with cp0hyp bits) negative hysteresis voltage (programmed by cp0hyn bits) vin- vin+ inputs circuit configuration + _ cp0+ cp0- cp0 vin+ vin- out v oh positive hysteresis disabled maximum positive hysteresis negative hysteresis disabled maximum negative hysteresis output v ol
rev. 1.0 59 c8051t630/1/2/3/4/5 sfr address = 0x9b sfr definition 11.1. cpt0 cn: comparator0 control bit76543210 name cp0en cp0out cp0rif cp0fif cp0hyp[1:0] cp0hyn[1:0] type r/w r r/w r/w r/w r/w reset 00000000 bit name function 7 cp0en comparator0 enable bit. 0: comparator0 disabled. 1: comparator0 enabled. 6cp0out comparator0 output state flag. 0: voltage on cp0+ < cp0 ? . 1: voltage on cp0+ > cp0 ? . 5cp0rif comparator0 rising-edge flag. must be cleared by software. 0: no comparator0 rising edge has occurred since this flag was last cleared. 1: comparator0 rising edge has occurred. 4cp0fif comparator0 falling-edge flag. must be cleared by software. 0: no comparator0 falling-edge has occu rred since this flag was last cleared. 1: comparator0 falling- edge has occurred. 3:2 cp0hyp[1:0] comparator0 positive hysteresis control bits. 00: positive hysteresis disabled. 01: positive hysteresis = 5 mv. 10: positive hysteresis = 10 mv. 11: positive hysteresis = 20 mv. 1:0 cp0hyn[1:0] comparator0 negative hysteresis control bits. 00: negative hysteresis disabled. 01: negative hysteresis = 5 mv. 10: negative hysteresis = 10 mv. 11: negative hysteresis = 20 mv.
c8051t630/1/2/3/4/5 60 rev. 1.0 sfr address = 0x9d sfr definition 11.2. cpt0md: comparator0 mode selection bit76543210 name cp0rie cp0fie cp0md[1:0] type rrr/wr/wrr r/w reset 00000010 bit name function 7:6 unused unused. read = 00b, write = don?t care. 5cp0rie comparator0 rising-edge interrupt enable. 0: comparator0 rising-edge interrupt disabled. 1: comparator0 rising-edge interrupt enabled. 4cp0fie comparator0 falling-edge interrupt enable. 0: comparator0 falling-edge inte rrupt disabled. 1: comparator0 falling-edge inte rrupt enabled. 3:2 unused unused. read = 00b, write = don?t care. 1:0 cp0md[1:0] comparator0 mode select. these bits affect the response time and power consumption for comparator0. 00: mode 0 (fastest response time, highest power consumption) 01: mode 1 10: mode 2 11: mode 3 (slowest response time, lowest power consumption)
rev. 1.0 61 c8051t630/1/2/3/4/5 11.1. comparator multiplexer c8051t630/1/2/3/4/5 devices include an analog input mu ltiplexer to connect port i/o pins to the compara- tor inputs. the comparator0 inputs are selected in the cpt0mx register (sfr definition 11.3). the cmx0p3 ? cmx0p0 bits select the compar ator0 positive input; the cmx0n3 ? cmx0n0 bits select the comparator0 negative input. important note about comparator inputs: the port pins selected as com- parator inputs should be configured as analog input s in their associated port configuration register, and configured to be skipped by the crossbar (for details on port configuration, see section ?20.6. special function registers for accessing and configuring port i/o? on page 121). figure 11.3. comparator input multiplexer block diagram + - cp0 + p0.0 cp0 - p0.2 p0.4 p0.6 p1.0 p1.2 p1.4 p1.6 p0.1 p0.3 p0.5 p0.7 p1.1 p1.3 p1.5 p1.7 gnd vdd cpt0mx cmx0n3 cmx0n2 cmx0n1 cmx0n0 cmx0p3 cmx0p2 cmx0p1 cmx0p0
c8051t630/1/2/3/4/5 62 rev. 1.0 sfr address = 0x9f sfr definition 11.3. cpt0mx: comparator0 mux selection bit76543210 name cmx0n[3:0] cmx0p[3:0] type r/w r/w reset 11111111 bit name function 7:4 cmx0n[3:0] comparator0 negative input mux selection. 0000: p0.1 0001: p0.3 0010: p0.5 0011: p0.7 0100: p1.1 0101: p1.3 0110: p1.5 0111: p1.7 1xxx: none 3:0 cmx0p[3:0] comparator0 positive input mux selection. 0000: p0.0 0001: p0.2 0010: p0.4 0011: p0.6 0100: p1.0 0101: p1.2 0110: p1.4 0111: p1.6 1xxx: none
rev. 1.0 63 c8051t630/1/2/3/4/5 12. cip-51 microcontroller the mcu system controller core is the cip-51 microcon troller. the cip-51 is fully compatible with the mcs-51? instruction set; standard 803x/805x assemble rs and compilers can be used to develop soft- ware. the mcu family has a superset of all the peri pherals included with a standard 8051. the cip-51 also includes on-chip debug hardware (see descriptio n in section 26), and interfaces directly with the ana- log and digital subsystems providing a complete data acqu isition or control-system so lution in a single inte- grated circuit. the cip-51 microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (s ee figure 12.1 for a block diagram). the cip-51 includes the following features: performance the cip-51 employs a pipelined architecture that grea tly increases its instruction throughput over the stan- dard 8051 architecture. in a standar d 8051, all instructions except for mul and div take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 mhz. by contrast, the cip-51 core executes 70% of its instructions in one or tw o system clock cycles, with no instructions taking more than eight system clock cycles. figure 12.1. cip-51 block diagram ?? fully compatible with mcs-51 instruction set ?? 25 mips peak throughput with 25 mhz clock ?? 0 to 25 mhz clock frequency ?? extended interrupt handler ?? reset input ?? power management modes ?? on-chip debug logic ?? program and data memory security data bus tmp1 tmp2 prgm. address reg. pc incrementer alu psw data bus data bus memory interface mem_address d8 pipeline buffer data pointer interrupt interface system_irqs emulation_irq mem_control control logic a16 program counter (pc) stop clock reset idle power control register data bus sfr bus interface sfr_address sfr_control sfr_write_data sfr_read_data d8 d8 b register d8 d8 accumulator d8 d8 d8 d8 d8 d8 d8 d8 mem_write_data mem_read_data d8 sram address register sram d8 stack pointer d8
c8051t630/1/2/3/4/5 64 rev. 1.0 with the cip-51's maximum system clock at 25 mhz, it has a peak throughput of 25 mips. the cip-51 has a total of 109 instructions. the table below shows the to tal number of instructions that require each execu- tion time. 12.1. instruction set the instruction set of the cip-51 system controller is fully compatible with the standard mcs-51? instruc- tion set. standard 8051 development tools can be used to develop software for the cip-51. all cip-51 instructions are the binary and fu nctional equivalent of their mcs-51? counterparts, including opcodes, addressing modes and effect on psw flags. however, in struction timing is different than that of the stan- dard 8051. 12.1.1. instruction and cpu timing in many 8051 implementations, a distinction is ma de between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. however, the cip-51 implementation is based solely on clock cycle timing. all instructio n timings are specified in terms of clock cycles. due to the pipelined architecture of the cip-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. conditional branch instruct ions take one less clock cycle to complete when the branch is not taken as oppo sed to when the branch is taken. table 12.1 is the cip-51 instruction set summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction. clocks to execute 1 22/333/444/55 8 number of instructions 26 50 5 14 7 3 1 2 1
rev. 1.0 65 c8051t630/1/2/3/4/5 table 12.1. cip-51 inst ruction set summary mnemonic description bytes clock cycles arithmetic operations add a, rn add register to a 1 1 add a, direct add direct byte to a 2 2 add a, @ri add indirect ram to a 1 2 add a, #data add immediate to a 2 2 addc a, rn add register to a with carry 1 1 addc a, direct add direct byte to a with carry 2 2 addc a, @ri add indirect ram to a with carry 1 2 addc a, #data add immediate to a with carry 2 2 subb a, rn subtract register from a with borrow 1 1 subb a, direct subtract direct byte from a with borrow 2 2 subb a, @ri subtract indirect ram from a with borrow 1 2 subb a, #data subtract imme diate from a with borrow 2 2 inc a increment a 1 1 inc rn increment register 1 1 inc direct increment direct byte 2 2 inc @ri increment indirect ram 1 2 dec a decrement a 1 1 dec rn decrement register 1 1 dec direct decrement direct byte 2 2 dec @ri decrement indirect ram 1 2 inc dptr increment data pointer 1 1 mul ab multiply a and b 1 4 div ab divide a by b 1 8 da a decimal adjust a 1 1 logical operations anl a, rn and register to a 1 1 anl a, direct and direct byte to a 2 2 anl a, @ri and indirect ram to a 1 2 anl a, #data and immediate to a 2 2 anl direct, a and a to direct byte 2 2 anl direct, #data and immediate to direct byte 3 3 orl a, rn or register to a 1 1 orl a, direct or direct byte to a 2 2 orl a, @ri or indirect ram to a 1 2 orl a, #data or immediate to a 2 2 orl direct, a or a to direct byte 2 2 orl direct, #data or immediate to direct byte 3 3 xrl a, rn exclusive-or register to a 1 1 xrl a, direct exclusive-or direct byte to a 2 2 xrl a, @ri exclusive-or indirect ram to a 1 2 xrl a, #data exclusive-or immediate to a 2 2 xrl direct, a exclusive-or a to direct byte 2 2
c8051t630/1/2/3/4/5 66 rev. 1.0 xrl direct, #data exclusive-or immediate to direct byte 3 3 clr a clear a 1 1 cpl a complement a 1 1 rl a rotate a left 1 1 rlc a rotate a left through carry 1 1 rr a rotate a right 1 1 rrc a rotate a right through carry 1 1 swap a swap nibbles of a 1 1 data transfer mov a, rn move register to a 1 1 mov a, direct move direct byte to a 2 2 mov a, @ri move indirect ram to a 1 2 mov a, #data move immediate to a 2 2 mov rn, a move a to register 1 1 mov rn, direct move direct byte to register 2 2 mov rn, #data move immediate to register 2 2 mov direct, a move a to direct byte 2 2 mov direct, rn move register to direct byte 2 2 mov direct, direct move direct byte to direct byte 3 3 mov direct, @ri move indirect ram to direct byte 2 2 mov direct, #data move immediate to direct byte 3 3 mov @ri, a move a to indirect ram 1 2 mov @ri, direct move direct byte to indirect ram 2 2 mov @ri, #data move immediate to indirect ram 2 2 mov dptr, #data16 load dptr with 16-bit constant 3 3 movc a, @a+dptr move code byte relative dptr to a 1 3 movc a, @a+pc move code byte relative pc to a 1 3 movx a, @ri move external data (8-bit address) to a 1 3 movx @ri, a move a to external data (8-bit address) 1 3 movx a, @dptr move external data (16-bit address) to a 1 3 movx @dptr, a move a to external data (16-bit address) 1 3 push direct push direct byte onto stack 2 2 pop direct pop direct byte from stack 2 2 xch a, rn exchange register with a 1 1 xch a, direct exchange direct byte with a 2 2 xch a, @ri exchange indirect ram with a 1 2 xchd a, @ri exchange low nibble of indirect ram with a 1 2 boolean manipulation clr c clear carry 1 1 clr bit clear direct bit 2 2 setb c set carry 1 1 setb bit set direct bit 2 2 cpl c complement carry 1 1 cpl bit complement direct bit 2 2 table 12.1. cip-51 instructi on set summary (continued) mnemonic description bytes clock cycles
rev. 1.0 67 c8051t630/1/2/3/4/5 anl c, bit and direct bit to carry 2 2 anl c, /bit and complement of direct bit to carry 2 2 orl c, bit or direct bit to carry 2 2 orl c, /bit or complement of direct bit to carry 2 2 mov c, bit move direct bit to carry 2 2 mov bit, c move carry to direct bit 2 2 jc rel jump if carry is set 2 2/3 jnc rel jump if carry is not set 2 2/3 jb bit, rel jump if direct bit is set 3 3/4 jnb bit, rel jump if direct bit is not set 3 3/4 jbc bit, rel jump if direct bit is set and clear bit 3 3/4 program branching acall addr11 absolute subroutine call 2 3 lcall addr16 long subroutine call 3 4 ret return from subroutine 1 5 reti return from interrupt 1 5 ajmp addr11 absolute jump 2 3 ljmp addr16 long jump 3 4 sjmp rel short jump (relative address) 2 3 jmp @a+dptr jump indirect relative to dptr 1 3 jz rel jump if a equals zero 2 2/3 jnz rel jump if a does not equal zero 2 2/3 cjne a, direct, rel compare direct byte to a and jump if not equal 3 3/4 cjne a, #data, rel compare immediate to a and jump if not equal 3 3/4 cjne rn, #data, rel compare immediate to register and jump if not equal 33/4 cjne @ri, #data, rel compare immediate to indirect and jump if not equal 34/5 djnz rn, rel decrement regist er and jump if not zero 2 2/3 djnz direct, rel decrement direct byte and jump if not zero 3 3/4 nop no operation 1 1 table 12.1. cip-51 instructi on set summary (continued) mnemonic description bytes clock cycles
c8051t630/1/2/3/4/5 68 rev. 1.0 notes on registers, operands and addressing modes: rn - register r0?r7 of the curr ently selected register bank. @ri - data ram location addressed indirectly through r0 or r1. rel - 8-bit, signed (twos complement) offset relative to the first byte of the follo wing instruction. used by sjmp and all conditional jumps. direct - 8-bit internal data location?s address. this could be a direct-access data ram location (0x00? 0x7f) or an sfr (0x80?0xff). #data - 8-bit constant #data16 - 16-bit constant bit - direct-accessed bit in data ram or sfr addr11 - 11-bit destination address used by acall and ajmp. the destination must be within the same 2 kb page of program memory as the first byte of the following instruction. addr16 - 16-bit destination address used by lcall an d ljmp. the destination may be anywhere within the 8 kb program memory space. there is one unused opcode (0xa5) that performs the same function as nop. all mnemonics copyrighted ? intel corporation 1980.
rev. 1.0 69 c8051t630/1/2/3/4/5 12.2. cip-51 re gister descriptions following are descriptions of sfrs related to the operati on of the cip-51 system controller. reserved bits should always be written to the value indicated in the sfr description. future product versions may use these bits to implemen t new features in which case the reset value of the bit will be the indicated value, selecting the feature's default state. detailed descriptions of the remaining sfrs are included in the sec- tions of the data sheet associated wit h their corresponding system function. sfr address = 0x82 sfr address = 0x83 sfr definition 12.1. dpl: data pointer low byte bit76543210 name dpl[7:0] type r/w reset 00000000 bit name function 7:0 dpl[7:0] data pointer low. the dpl register is the low byte of the 16-bit dptr. sfr definition 12.2. dph: data pointer high byte bit76543210 name dph[7:0] type r/w reset 00000000 bit name function 7:0 dph[7:0] data pointer high. the dph register is the high byte of the 16-bit dptr.
c8051t630/1/2/3/4/5 70 rev. 1.0 sfr address = 0x81 sfr address = 0xe0; bit-addressable sfr address = 0xf0; bit-addressable sfr definition 12.3. sp: stack pointer bit76543210 name sp[7:0] type r/w reset 00000111 bit name function 7:0 sp[7:0] stack pointer. the stack pointer holds the location of the to p of the stack. the stack pointer is incre- mented before every push operation. the sp register defaults to 0x07 after reset. sfr definition 12.4. acc: accumulator bit76543210 name acc[7:0] type r/w reset 00000000 bit name function 7:0 acc[7:0] accumulator. this register is the accumulator for arithmetic operations. sfr definition 12.5. b: b register bit76543210 name b[7:0] type r/w reset 00000000 bit name function 7:0 b[7:0] b register. this register serves as a second accumu lator for certain arithmetic operations.
rev. 1.0 71 c8051t630/1/2/3/4/5 sfr address = 0xd0; bit-addressable sfr definition 12.6. psw : program status word bit76543210 name cy ac f0 rs[1:0] ov f1 parity type r/w r/w r/w r/w r/w r/w r reset 00000000 bit name function 7cy carry flag. this bit is set when the last arithmetic oper ation resulted in a carry (addition) or a bor- row (subtraction). it is cleared to logi c 0 by all other arithmetic operations. 6ac auxiliary carry flag. this bit is set when the last arithmetic operat ion resulted in a carry into (addition) or a borrow from (subtraction) the high order nibble. it is cleared to logic 0 by all other arith- metic operations. 5f0 user flag 0. this is a bit-addressable, general purp ose flag for use under software control. 4:3 rs[1:0] register bank select. these bits select which register bank is used during register accesses. 00: bank 0, addresses 0x00-0x07 01: bank 1, addresses 0x08-0x0f 10: bank 2, addresses 0x10-0x17 11: bank 3, addresses 0x18-0x1f 2ov overflow flag. this bit is set to 1 under the following circumstances: ?? an add, addc, or subb instruction causes a sign-change overflow. ?? a mul instruction results in an overflow (result is greater than 255). ?? a div instruction causes a divide-by-zero condition. the ov bit is cleared to 0 by the add, a ddc, subb, mul, and div instructions in all other cases. 1f1 user flag 1. this is a bit-addressable, general purp ose flag for use under software control. 0parity parity flag. this bit is set to logic 1 if the sum of the ei ght bits in the accumulator is odd and cleared if the sum is even.
c8051t630/1/2/3/4/5 72 rev. 1.0 13. memory organization the memory organization of the cip-51 system controller is similar to that of a standard 8051. there are two separate memory spaces: program memory and data memory. program and data memory share the same address space but are accessed via different instruction types. the memory organization of the c8051t630/1/2/3/4/5 device fam ily is shown in figure 13.1 figure 13.1. memory map c8051t630/1 code memory (direct and indirect addressing) 0x00 0x7f upper 128 ram (indirect addressing only) 0x80 0xff special function register's (direct addressing only) data memory (ram) general purpose registers 0x1f 0x20 0x2f bit addressable lower 128 ram (direct and indirect addressing) 0x30 internal data address space external data address space xram - 512 bytes (accessable using movx instruction) 0x0000 0x01ff same 512 bytes as from 0x0000 to 0x01ff, wrapped on 512-byte boundaries 0x0200 0xffff 8k bytes eprom 0x0000 reserved 0x1e00 0x1dff c8051t632/3 code memory 4k bytes eprom 0x0000 reserved 0x1000 0x0fff c8051t634/5 code memory 2k bytes eprom 0x0000 reserved 0x0800 0x07ff
rev. 1.0 73 c8051t630/1/2/3/4/5 13.1. program memory the cip-51 core has a 64 kb program memory space. the c8051t630/1 implements 8192 bytes of this program memory space as in-system, byte-programm able eprom, organized in a contiguous block from addresses 0x0000 to 0x1fff. note that 512 bytes (0x1e00 ? 0x1fff) of this memory are reserved for fac- tory use and are not available for user program storage. the c8051t632/3 implements 4096 bytes of eprom program memory space; the c8051t634/5 im plements 2048 bytes of eprom program memory space. c2 register definition 13.2 shows the prog ram memory maps for c80 51t630/1/2/3/4/5 devices. figure 13.2. program memory map program memory is read-only from within firmware. individual program memory bytes can be read using the movc instruction. this facilitates th e use of eprom space for constant storage. 13.2. data memory the c8051t630/1/2/3/4/5 device family includes 768 bytes of ram data memory. 256 bytes of this mem- ory is mapped into the internal ram space of the 80 51. 512 bytes of this memory is on-chip ?external? memory. the data memory map is shown in figure 13.1 for reference. 13.2.1. internal ram there are 256 bytes of internal ram mapped into the data memory space from 0x00 through 0xff. the lower 128 bytes of data memory are used for genera l purpose registers and scratch pad memory. either direct or indirect addressing may be used to access the lower 128 bytes of data memory. locations 0x00 through 0x1f are addressable as four banks of gene ral purpose registers, each bank consisting of eight byte-wide registers. the next 16 byte s, locations 0x20 through 0x2f, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode. the upper 128 bytes of data memory are accessible only by indirect addressing. this region occupies the same address space as the special function regist ers (sfr) but is physically separate from the sfr space. the addressing mode used by an instructio n when accessing locations above 0x7f determines whether the cpu accesses the upper 128 bytes of data memory space or the sfrs. instructions that use direct addressing will access the sfr space. instructions using indirect addressing above 0x7f access the upper 128 bytes of data memory. figure 13.1 illustrates th e data memory organization of the c8051t630/1/2/3/4/5. c8051t630/1 0x0000 reserved 0x1dff 7680 bytes eprom memory 0x1e00 0x0000 0x1000 reserved 0x0fff 4096 bytes eprom memory 0x1ffe c8051t632/3 c8051t634/5 0x1fff security byte 0x1ffe 0x1fff security byte 0x0000 0x0800 reserved 0x07ff 2048 bytes eprom memory 0x1ffe 0x1fff security byte
c8051t630/1/2/3/4/5 74 rev. 1.0 13.2.1.1. general purpose registers the lower 32 bytes of data memory, locations 0x00 through 0x1f, may be addressed as four banks of gen- eral-purpose registers. each bank consists of eigh t byte-wide registers designated r0 through r7. only one of these banks may be enabled at a time. two bi ts in the program status word, rs0 (psw.3) and rs1 (psw.4), select the active register bank (see descri ption of the psw in sfr de finition 12.6). this allows fast context switching when entering subroutines and in terrupt service routines. indirect addressing modes use registers r0 and r1 as index registers. 13.2.1.2. bit addressable locations in addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2f are also accessible as 128 individually addressable bits. each bit has a bit address from 0x00 to 0x7f. bit 0 of the byte at 0x20 has bit address 0x00 while bit7 of the byte at 0x20 has bit address 0x07. bit 7 of the byte at 0x2f has bit address 0x7f. a bit access is distinguished from a full byte access by the type of instruction used (bit source or destinat ion operands as opposed to a byte source or destina- tion). the mcs-51? assembly language allows an alternate notation for bit addressing of the form xx.b where xx is the byte address and b is the bit position within the byte. for example, the instruction: mov c, 22.3h moves the boolean value at 0x13 (bit 3 of the byte at location 0x22) into the carry flag. 13.2.1.3. stack a programmer's stack can be located anywhere in the 256-byte data memory. the stack area is desig- nated using the stack pointer (sp) sfr. the sp will point to the last lo cation used. the next value pushed on the stack is placed at sp+1 and then sp is incremen ted. a reset initializes the stack pointer to location 0x07. therefore, the first value pushed on the stack is placed at location 0x08, which is also the first regis- ter (r0) of register bank 1. thus, if more than one register bank is to be used, the sp should be initialized to a location in the data memory not being used for data storage. the stack depth can extend up to 256 bytes. 13.2.2. external ram there are 512 bytes of on-chip ram mapped into the external data memory space. all of these address locations may be accessed using the external move instruction (movx) and the data pointer (dptr), or using movx indirect addressing mode. if the movx in struction is used with an 8-bit address operand (such as @r1), then the high byte of the 16-bit addr ess is provided by the external memory interface con- trol register (emi0cn as shown in sfr definition 13.1). for a 16-bit movx operation (@dptr), the upper 7 bits of the 16-bit external data memory address word are "don't cares". as a result, the 512-byte ram is mapped modulo style over the entire 64 k external data memory address range. for example, the xram byte at address 0x0000 is shadowed at addresses 0x0200, 0x0400, 0x0600, 0x0800, etc. this is a useful feature when perf orming a linear memory fill, as the address pointer doesn't have to be reset when reaching the ram block boundary.
rev. 1.0 75 c8051t630/1/2/3/4/5 sfr address = 0xaa sfr definition 13.1. emi0cn: exte rnal memory interface control bit76543210 name pgsel type r/w r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7:1 unused unused. read = 0000000b; write = don?t care 0 pgsel xram page select. the emi0cn register provides the high byte of the 16-bit external data memory address when using an 8-bit movx command, effectively selecting a 256-byte page of ram. since the upper (unused) bits of the register are always zero, the pgsel determines which page of xram is accessed. for example: if emi0cn = 0x01, addr esses 0x0100 through 0x01ff will be accessed.
c8051t630/1/2/3/4/5 76 rev. 1.0 14. special function registers the direct-access data memory locations from 0x80 to 0xff constitute the sp ecial function registers (sfrs). the sfrs provide control and data exchange with the c8051t630/1/2/3/4/5's resources and peripherals. the cip-51 controller core duplicates the sf rs found in a typical 8051 implementation as well as implementing additional sfrs used to confi gure and access the sub-systems unique to the c8051t630/1/2/3/4/5. this allows th e addition of new functionality while retaining compatibility with the mcs-51? instruction set. table 14.1 lists the sfrs implemented in t he c8051t630/1/2/3/4 /5 device fam- ily. the sfr registers are accessed anytime the direct ad dressing mode is used to access memory locations from 0x80 to 0xff. sfrs with addresses ending in 0x 0 or 0x8 (e.g. p0, tcon, scon0, ie, etc.) are bit- addressable as well as byte-addressable. all othe r sfrs are byte-addressable only. unoccupied addresses in the sfr space are rese rved for future use. accessing t hese areas will have an indeterminate effect and should be avoided. refer to the corres ponding pages of the data sheet, as indicated in table 14.2, for a detailed description of each register. table 14.1. special function register (sfr) memory map f8 spi0cn pca0l pca0h pca0cpl0 pca0cph0 p0mat p0mask vdm0cn f0 b p0mdin p1mdin eip1 pca0pwm e8 adc0cn pca0cpl1 pca0cph1 pca0cpl2 pca0cph2 p1mat p1mask rstsrc e0 acc xbr0 xbr1 osclcn it01cf eie1 smb0adm d8 pca0cn pca0md pca0cpm0 pca0cpm1 pca0cpm2 d0 psw ref0cn p0skip p1skip smb0adr c8 tmr2cn tmr2rll tmr2rlh tmr2l tmr2h c0 smb0cn smb0cf smb0dat adc0gtl a dc0gth adc0ltl adc0lth reg0cn b8 ip ida0cn amx0p adc0cf adc0l adc0h b0 oscxcn oscicn oscicl a8 ie clksel emi0cn a0 p2 spi0cfg spi0ckr spi0dat p0 mdout p1mdout p2mdout 98 scon0 sbuf0 cpt0cn cpt0md cpt0mx 90 p1 tmr3cn tmr3rll tmr3rlh tmr3l tmr3h ida0l ida0h 88 tcon tmod tl0 tl1 th0 th1 ckcon 80 p0 sp dpl dph toffl toffh pcon 0(8) 1(9) 2(a) 3(b) 4(c) 5(d) 6(e) 7(f) (bit addressable)
rev. 1.0 77 c8051t630/1/2/3/4/5 table 14.2. special function registers sfrs are listed in alphabetical order. all undefined sfr locations are reserved register address description page acc 0xe0 accumulator 70 adc0cf 0xbc adc0 configuration 37 adc0cn 0xe8 adc0 control 39 adc0gth 0xc4 adc0 greater-than compare high 40 adc0gtl 0xc3 adc0 greater-than compare low 40 adc0h 0xbe adc0 high 38 adc0l 0xbd adc0 low 38 adc0lth 0xc6 adc0 less-than compare word high 41 adc0ltl 0xc5 adc0 less-than compare word low 41 amx0p 0xbb amux0 positive channel select 44 b 0xf0 b register 70 ckcon 0x8e clock control 170 clksel 0xa9 clock select 102 cpt0cn 0x9b comparator0 control 59 cpt0md 0x9d comparator0 mode selection 60 cpt0mx 0x9f comparator0 mux selection 62 dph 0x83 data pointer high 69 dpl 0x82 data pointer low 69 eie1 0xe6 extended interrupt enable 1 85 eip1 0xf6 extended interrupt priority 1 86 emi0cn 0xaa external memory interface control 75 ida0cn 0xb9 current mode dac0 control 50 ida0h 0x97 current mode dac0 high 51 ida0l 0x96 current mode dac0 low 51 ie 0xa8 interrupt enable 83 ip 0xb8 interrupt priority 84 it01cf 0xe4 int0/int1 configuration 88 oscicl 0xb3 internal oscillator calibration 103 oscicn 0xb2 internal oscillator control 104 osclcn 0xe3 low-frequency o scillator control 105 oscxcn 0xb1 external oscillator control 107 p0 0x80 port 0 latch 121 p0mask 0xfe port 0 mask configuration 119
c8051t630/1/2/3/4/5 78 rev. 1.0 p0mat 0xfd port 0 match configuration 119 p0mdin 0xf1 port 0 input mode configuration 122 p0mdout 0xa4 port 0 output mode configuration 122 p0skip 0xd4 port 0 skip 123 p1 0x90 port 1 latch 123 p1mask 0xee port 1mask configuration 120 p1mat 0xed port 1 match configuration 120 p1mdin 0xf2 port 1 input mode configuration 124 p1mdout 0xa5 port 1 output mode configuration 124 p1skip 0xd5 port 1 skip 125 p2 0xa0 port 2 latch 125 p2mdout 0xa6 port 2 output mode configuration 126 pca0cn 0xd8 pca control 204 pca0cph0 0xfc pca capture 0 high 209 pca0cph1 0xea pca capture 1 high 209 pca0cph2 0xec pca capture 2 high 209 pca0cpl0 0xfb pca capture 0 low 209 pca0cpl1 0xe9 pca capture 1 low 209 pca0cpl2 0xeb pca capture 2 low 209 pca0cpm0 0xda pca module 0 mode register 207 pca0cpm1 0xdb pca module 1 mode register 207 pca0cpm2 0xdc pca module 2 mode register 207 pca0h 0xfa pca counter high 208 pca0l 0xf9 pca counter low 208 pca0md 0xd9 pca mode 205 pca0pwm 0xf7 pca pwm configuration 206 pcon 0x87 power control 94 psw 0xd0 program status word 71 ref0cn 0xd1 voltage reference control 54 reg0cn 0xc7 voltage regulator control 56 rstsrc 0xef reset source configuration/status 100 sbuf0 0x99 uart0 data buffer 154 scon0 0x98 uart0 control 153 smb0adm 0xe7 smbus slave address mask 138 table 14.2. special functi on registers (continued) sfrs are listed in alphabetical order. all undefined sfr locations are reserved register address description page
rev. 1.0 79 c8051t630/1/2/3/4/5 smb0adr 0xd7 smbus slave address 137 smb0cf 0xc1 smbus configuration 133 smb0cn 0xc0 smbus control 135 smb0dat 0xc2 smbus data 139 sp 0x81 stack pointer 70 spi0cfg 0xa1 spi configuration 163 spi0ckr 0xa2 spi clock rate control 165 spi0cn 0xf8 spi control 164 spi0dat 0xa3 spi data 165 tcon 0x88 timer/counter control 175 th0 0x8c timer/counter 0 high 178 th1 0x8d timer/counter 1 high 178 tl0 0x8a timer/counter 0 low 177 tl1 0x8b timer/counter 1 low 177 tmod 0x89 timer/counter mode 176 tmr2cn 0xc8 timer/counter 2 control 182 tmr2h 0xcd timer/counter 2 high 184 tmr2l 0xcc timer/counter 2 low 183 tmr2rlh 0xcb timer/counter 2 reload high 183 tmr2rll 0xca timer/counter 2 reload low 183 tmr3cn 0x91 timer/counter 3control 188 tmr3h 0x95 timer/counter 3 high 190 tmr3l 0x94 timer/counter 3low 189 tmr3rlh 0x93 timer/counter 3 reload high 189 tmr3rll 0x92 timer/counter 3 reload low 189 toffh 0x86 temperature sensor offset measurement high 47 toffl 0x85 temperature sensor offset measurement low 47 vdm0cn 0xff v dd monitor control 98 xbr0 0xe1 port i/o crossbar control 0 117 xbr1 0xe2 port i/o crossbar control 1 118 table 14.2. special functi on registers (continued) sfrs are listed in alphabetical order. all undefined sfr locations are reserved register address description page
c8051t630/1/2/3/4/5 80 rev. 1.0 15. interrupts the c8051t630/1/2/3/4/5 includes an extended interrupt system supporting a total of 14 interrupt sources with two priority levels. the allocati on of interrupt sources between on-chip peripherals and external input pins varies according to the specific version of the device. each interrupt source has one or more associ- ated interrupt-pending flag(s) located in an sfr. when a peripheral or external source meets a valid inter- rupt condition, the associated interr upt-pending flag is set to logic 1. if interrupts are enabled for the source, an interrupt req uest is generated when the interrupt-pending flag is set. as soon as execution of the current instructio n is complete, the cpu generates an lcall to a prede- termined address to begin execution of an interrupt se rvice routine (isr). each isr must end with an reti instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. if interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (t he interrupt-pending flag is set to logic 1 regard- less of the interrupt's enable/disable state.) each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an sfr (ie?eie1). ho wever, interrupts must first be globally enabled by setting the ea bit (ie.7) to logic 1 before the individual interrupt enabl es are recognized. setting the ea bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings. note: any instruction that clears a bit to disable an inte rrupt should be immediatel y followed by an instruc- tion that has two or more opcode bytes. using ea (global interrupt enable) as an example: // in 'c': ? ea = 0; // clear ea bit. ? ea = 0; // this is a dummy instruction with two-byte opcode. ? ; in assembly: ? clr ea ; clear ea bit. ? clr ea ; this is a dummy instruction with two-byte opcode. for example, if an interrupt is posted during the exec ution phase of a "clr ea" opcode (or any instruction which clears a bit to disable an interrupt source), an d the instruction is followed by a single-cycle instruc- tion, the interrupt may be taken. however, a read of the enable bit will return a '0' inside the interrupt ser- vice routine. when the bit-clearing op code is followed by a multi-cycle in struction, the interrupt will not be taken. some interrupt-pending flags are automatically cleare d by the hardware when the cpu vectors to the isr. however, most are not cleared by the hardware and must be cleared by software before returning from the isr. if an interrupt-pending flag remains set after the cpu completes the return-from-interrupt (reti) instruction, a new interr upt request will be gen erated immediately and the cpu will re-enter the isr after the completion of the next instruction.
rev. 1.0 81 c8051t630/1/2/3/4/5 15.1. mcu interrupt sources and vectors the c8051t630/1/2/3/4/5 mcus support 14 interrupt sources. software can simulate an interrupt by set- ting any interrupt-pending flag to logic 1. if interrupts are enabled for the flag, an interrupt request will be generated and the cpu will vector to the isr address associ ated with the interrup t-pending flag. mcu interrupt sources, associated vect or addresses, priority order and control bits are summarized in table 15.1. refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s). 15.1.1. interr upt priorities each interrupt source can be individually programmed to one of two priority levels: low or high. a low prior- ity interrupt service routine can be pree mpted by a high priority interrupt. a high priority interrupt cannot be preempted. each interrupt has an associated interrupt priority bit in an sfr (ip or eip1) used to configure its priority level. low priority is th e default. if two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. if both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in table 15.1. 15.1.2. interr upt latency interrupt response time depends on the state of the cpu when the interrupt occurs. pending interrupts are sampled and priority decoded each sys tem clock cycle. therefore, the fa stest possible response time is 5 system clock cycles: 1 clock cycle to detect the interr upt and 4 clock cycles to complete the lcall to the isr. if an interrupt is pending when a reti is execut ed, a single instruction is executed before an lcall is made to service the pending interrupt. therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new in terrupt is of greater priority) occurs when the cpu is performing an reti instruct ion followed by a div as the next instructio n. in this case, th e response time is 18 system clock cycles: 1 clock cycle to detect the in terrupt, 5 clock cycles to execute the reti, 8 clock cycles to complete the div instruction and 4 clock cycl es to execute the lcall to the isr. if the cpu is executing an isr for an interr upt with equal or higher pr iority, the new interrupt will not be serviced until the current isr completes, including the reti and following instruction.
c8051t630/1/2/3/4/5 82 rev. 1.0 15.2. interrupt re gister descriptions the sfrs used to enable the interrupt sources and set their priority level are described in this section. refer to the data sheet section associated with a pa rticular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s). table 15.1. interrupt summary interrupt source interrupt vector priority order pending flag bit addressable? cleared by hw? enable flag priority control reset 0x0000 top none n/a n/a always enabled always highest external interrupt 0 (int0 ) 0x0003 0 ie0 (tcon.1) y y ex0 (ie.0) px0 (ip.0) timer 0 overflow 0x000b 1 tf0 (t con.5) y y et0 (ie.1) pt0 (ip.1) external interrupt 1 (int1 ) 0x0013 2 ie1 (tcon.3) y y ex1 (ie.2) px1 (ip.2) timer 1 overflow 0x001b 3 tf1 (t con.7) y y et1 (ie.3) pt1 (ip.3) uart0 0x0023 4 ri0 (scon0.0) ti0 (scon0.1) y n es0 (ie.4) ps0 (ip.4) timer 2 overflow 0x002b 5 tf2h (tmr2cn.7) tf2l (tmr2cn.6) y n et2 (ie.5) pt2 (ip.5) spi0 0x0033 6 spif (spi0cn.7) ? wcol (spi0cn.6) modf (spi0cn.5) rxovrn (spi0cn.4) y n espi0 (ie.6) pspi0 (ip.6) smb0 0x003b 7 si (smb0cn.0) y n esmb0 (eie1.0) psmb0 (eip1.0) port match 0x0043 8 none n/a n/a emat (eie1.1) pmat (eip1.1) adc0 window com- pare 0x004b 9 ad0wint (adc0cn.3) y n ewadc0 (eie1.2) pwadc0 (eip1.2) adc0 conversion complete 0x0053 10 ad0int (adc0cn.5) y n eadc0 (eie1.3) padc0 (eip1.3) programmable coun- ter array 0x005b 11 cf (pca0cn.7) ccfn (pca0cn.n) covf (pca0pwm.6) y n epca0 (eie1.4) ppca0 (eip1.4) comparator0 0x0063 12 cp0fif (cpt0cn.4) cp0rif (cpt0cn.5) nnecp0 (eie1.5) pcp0 (eip1.5) reserved 0x006b 13 n/a n/a n/a n/a n/a timer 3 overflow 0x0073 14 tf3h (tmr3cn.7) tf3l (tmr3cn.6) nnet3 (eie1.7) pt3 (eip1.7)
rev. 1.0 83 c8051t630/1/2/3/4/5 sfr address = 0xa8; bit-addressable sfr definition 15.1. ie: interrupt enable bit76543210 name ea espi0 et2 es0 et1 ex1 et0 ex0 type r/w r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7ea enable all interrupts. globally enables/disables all interrupts. it ov errides individual interrupt mask settings. 0: disable all interrupt sources. 1: enable each interrupt according to its individual mask setting. 6 espi0 enable serial peripheral interface (spi0) interrupt. this bit sets the masking of the spi0 interrupts. 0: disable all spi0 interrupts. 1: enable interrupt requests generated by spi0. 5et2 enable timer 2 interrupt. this bit sets the masking of the timer 2 interrupt. 0: disable timer 2 interrupt. 1: enable interrupt requests generated by the tf2l or tf2h flags. 4 es0 enable uart0 interrupt. this bit sets the masking of the uart0 interrupt. 0: disable uart0 interrupt. 1: enable uart0 interrupt. 3et1 enable timer 1 interrupt. this bit sets the masking of the timer 1 interrupt. 0: disable all timer 1 interrupt. 1: enable interrupt requests generated by the tf1 flag. 2 ex1 enable external interrupt 1. this bit sets the masking of external interrupt 1. 0: disable external interrupt 1. 1: enable interrupt requests generated by the /int1 input. 1et0 enable timer 0 interrupt. this bit sets the masking of the timer 0 interrupt. 0: disable all timer 0 interrupt. 1: enable interrupt requests generated by the tf0 flag. 0 ex0 enable external interrupt 0. this bit sets the masking of external interrupt 0. 0: disable external interrupt 0. 1: enable interrupt requests generated by the int0 input.
c8051t630/1/2/3/4/5 84 rev. 1.0 sfr address = 0xb8; bit-addressable sfr definition 15.2. ip: interrupt priority bit76543210 name pspi0 pt2 ps0 pt1 px1 pt0 px0 type r r/w r/w r/w r/w r/w r/w r/w reset 10000000 bit name function 7 unused unused. read = 1, write = don't care. 6 pspi0 serial peripheral interface (spi 0) interrupt priority control. this bit sets the priority of the spi0 interrupt. 0: spi0 interrupt set to low priority level. 1: spi0 interrupt set to high priority level. 5pt2 timer 2 interrupt priority control. this bit sets the priority of the timer 2 interrupt. 0: timer 2 interrupt set to low priority level. 1: timer 2 interrupt set to high priority level. 4 ps0 uart0 interrupt priority control. this bit sets the priority of the uart0 interrupt. 0: uart0 interrupt set to low priority level. 1: uart0 interrupt set to high priority level. 3pt1 timer 1 interrupt priority control. this bit sets the priority of the timer 1 interrupt. 0: timer 1 interrupt set to low priority level. 1: timer 1 interrupt set to high priority level. 2 px1 external interrupt 1 priority control. this bit sets the priority of the external interrupt 1 interrupt. 0: external interrupt 1 se t to low priority level. 1: external interrupt 1 se t to high priority level. 1pt0 timer 0 interrupt priority control. this bit sets the priority of the timer 0 interrupt. 0: timer 0 interrupt set to low priority level. 1: timer 0 interrupt set to high priority level. 0 px0 external interrupt 0 priority control. this bit sets the priority of the external interrupt 0 interrupt. 0: external interrupt 0 se t to low priority level. 1: external interrupt 0 se t to high priority level.
rev. 1.0 85 c8051t630/1/2/3/4/5 sfr address = 0xe6 sfr definition 15.3. eie1: extended interrupt enable 1 bit76543210 name et3 reserved ecp0 epca0 eadc0 ewadc0 emat esmb0 type r/w r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7et3 enable timer 3 interrupt. this bit sets the masking of the timer 3 interrupt. 0: disable timer 3 interrupts. 1: enable interrupt requests generated by the tf3l or tf3h flags. 6 reserved reserved. must write 0. 5ecp0 enable comparator0 (cp0) interrupt. this bit sets the masking of the cp0 interrupt. 0: disable cp0 interrupts. 1: enable interrupt requests generated by the cp0rif or cp0fif flags. 4 epca0 enable programmable counte r array (pca0) interrupt. this bit sets the masking of the pca0 interrupts. 0: disable all pc a0 interrupts. 1: enable interrupt requests generated by pca0. 3 eadc0 enable adc0 conversion complete interrupt. this bit sets the masking of the adc0 conversion complete interrupt. 0: disable adc0 conversi on complete interrupt. 1: enable interrupt requests generated by the ad0int flag. 2ewadc0 enable window comparison adc0 interrupt. this bit sets the masking of adc0 window comparison interrupt. 0: disable adc0 window comparison interrupt. 1: enable interrupt requests generated by adc0 window compare flag (ad0wint). 1emat enable port match interrupts. this bit sets the masking of the port match event interrupt. 0: disable all port match interrupts. 1: enable interrupt requests generated by a port match. 0 esmb0 enable smbus (smb0) interrupt. this bit sets the masking of the smb0 interrupt. 0: disable all smb0 interrupts. 1: enable interrupt requests generated by smb0.
c8051t630/1/2/3/4/5 86 rev. 1.0 sfr address = 0xf6 sfr definition 15.4. eip1: exte nded interrupt priority 1 bit76543210 name pt3 reserved pcp0 ppca0 padc0 pwadc0 pmat psmb0 type r/w r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7pt3 timer 3 interrupt priority control. this bit sets the priority of the timer 3 interrupt. 0: timer 3 interrupts se t to low priority level. 1: timer 3 interrupts set to high priority level. 6 reserved reserved. must write 0. 5pcp0 comparator0 (cp0) interru pt priority control. this bit sets the priority of the cp0 interrupt. 0: cp0 interrupt set to low priority level. 1: cp0 interrupt set to high priority level. 4 ppca0 programmable counter array (pca0) interrupt priority control. this bit sets the priority of the pca0 interrupt. 0: pca0 interrupt set to low priority level. 1: pca0 interrupt set to high priority level. 3 padc0 adc0 conversion complete interrupt priority control. this bit sets the priority of the adc0 conversion complete interrupt. 0: adc0 conversion complete inte rrupt set to low priority level. 1: adc0 conversion complete interrupt set to high priority level. 2pwadc0 adc0 window comparator interrupt priority control. this bit sets the priority of the adc0 window interrupt. 0: adc0 window interrupt se t to low priority level. 1: adc0 window interrupt set to high priority level. 1pmat port match interrupt priority control. this bit sets the priority of the port match event interrupt. 0: port match interrupt se t to low priority level. 1: port match interrupt se t to high priority level. 0 psmb0 smbus (smb0) interrupt priority control. this bit sets the priority of the smb0 interrupt. 0: smb0 interrupt set to low priority level. 1: smb0 interrupt set to high priority level.
rev. 1.0 87 c8051t630/1/2/3/4/5 15.3. int0 and int1 external interrupts the int0 and int1 external interrupt sources are configurable as active high or low, edge or level sensi- tive. the in0pl (int0 polarity) and in1pl (int1 polarity) bits in the it01cf register select active high or active low; the it0 and it1 bits in tcon (section ?24.1. timer 0 and timer 1? on page 171) select level or edge sensitive. the table below lis ts the possible configurations. int0 and int1 are assigned to port pins as defined in the it01cf register (see sfr definition 15.5). note that int0 and int0 port pin assignments are independent of any crossbar assignments. int0 and int1 will monitor their assigned port pins wit hout disturbing the peripheral that was assigned the port pin via the crossbar. to assign a port pin only to int0 and/or int1 , configure the crossbar to skip the selected pin(s). this is accomplished by setting the associated bit in register xbr0 (see section ?20.3. priority crossbar decoder? on page 114 for complete details on configuring the crossbar). ie0 (tcon.1) and ie1 (tcon.3) serve as the interrupt-pending flags for the int0 and int1 external inter- rupts, respectively. if an int0 or int1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the cpu ve ctors to the isr. when configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (in0pl or in1pl); th e flag remains logic 0 while the input is inactive. the external interrupt source must hold the input active until the interrupt request is recognized. it must then deactivate the interrupt request befor e execution of the isr completes or another interrup t request will be generated. it0 in0pl /int0 interrupt it1 in1pl /int1 interrupt 1 0 active low, edge sensitive 1 0 active low, edge sensitive 1 1 active high, edge sensitive 1 1 active high, edge sensitive 0 0 active low, level sensitive 0 0 active low, level sensitive 0 1 active high, level sensitive 0 1 active high, level sensitive
c8051t630/1/2/3/4/5 88 rev. 1.0 sfr address = 0xe4 sfr definition 15.5. it01cf : int0/int1 c onfiguration bit76543210 name in1pl in1sl[2:0] in0pl in0sl[2:0] type r/w r/w r/w r/w reset 00000001 bit name function 7in1pl int1 polarity. 0: /int1 input is active low. 1: /int1 input is active high. 6:4 in1sl[2:0] int1 port pin se lection bits. these bits select which port pin is assigned to /int1. note that this pin assignment is independent of the cr ossbar; /int1 will monitor the as signed port pi n without disturb- ing the peripheral that has been assigned t he port pin via the crossbar. the crossbar will not assign the port pin to a peripheral if it is configured to skip the selected pin. 000: select p0.0 001: select p0.1 010: select p0.2 011: select p0.3 100: select p0.4 101: select p0.5 110: select p0.6 111: select p0.7 3in0pl int0 polarity. 0: /int0 input is active low. 1: /int0 input is active high. 2:0 in0sl[2:0] int0 port pin se lection bits. these bits select which port pin is assigned to /int0. note that this pin assignment is independent of the cr ossbar; /int0 will monitor the as signed port pi n without disturb- ing the peripheral that has been assigned t he port pin via the crossbar. the crossbar will not assign the port pin to a peripheral if it is configured to skip the selected pin. 000: select p0.0 001: select p0.1 010: select p0.2 011: select p0.3 100: select p0.4 101: select p0.5 110: select p0.6 111: select p0.7
rev. 1.0 89 c8051t630/1/2/3/4/5 16. eprom memory electrically programmable read-only memory (eprom) is included on-chip for program code storage. the eprom memory can be programmed via the c2 debug and programming interface when a special pro- gramming voltage is applied to the v pp pin. each location in eprom memory is programmable only once (i.e., non-erasable). table 5.6 on page 26 shows the eprom specifications. 16.1. programming and reading the eprom memory reading and writing the eprom memory is accomplished through the c2 programming and debug inter- face. when creating hardware to program the eprom, it is necessary to follow the programming steps listed below. refer to the ?c 2 interface specification? available at http://www.silabs.com for details on com- municating via the c2 interface. section ?26. c2 inte rface? on page 210 has information about c2 register addresses for the c8051t630/1/2/3/4/5. 16.1.1. eprom write procedure 1. reset the device using the rst pin. 2. wait at least 20 s before sending the first c2 command. 3. place the device in core reset: write 0x04 to the devctl register. 4. set the device to program mode (1st st ep): write 0x40 to the epctl register. 5. set the device to program mode (2nd step): write 0x58 to the epctl register. 6. apply the vpp programming voltage. 7. write the first eprom address for programming to epaddrh and epaddrl. 8. write a data byte to epdat. epaddrh: l will increment by 1 after this write. 9. use a c2 address read command to poll for write completion. 10.(optional) check the error bit in register epstat and abort the programming operation if necessary. 11. if programming is not finished, return to step 8 to write the next address in sequence, or return to step 7 to program a new address. 12.remove the vpp programming voltage 13.remove program mode (1st step): write 0x40 to the epctl register. 14.remove program mode (2nd step): write 0x00 to the epctl register. 15.reset the device: write 0x02 and then 0x00 to the devctl register. important note: there is a fini te amount of time which v pp can be applied without damaging the device, which is cumulative over the life of the device. refer to table 5.1 on page 23 for the v pp timing specifica- tion.
c8051t630/1/2/3/4/5 90 rev. 1.0 16.1.2. eprom read procedure 1. reset the device using the /rst pin. 2. wait at least 20 s before sending the first c2 command. 3. place the device in core reset: write 0x04 to the devctl register. 4. write 0x00 to the epctl register. 5. write the first eprom address for reading to epaddrh and epaddrl. 6. read a data byte from epdat. epaddrh: l will increment by 1 after this read. 7. (optional) check the error bit in register epstat and abort the memory read operation if necessary. 8. if reading is not finished, return to step 6 to read the next address in sequence, or return to step 5 to select a new address. 9. remove read mode (1st step): write 0x40 to the epctl register. 10.remove read mode (2nd step): wr ite 0x00 to the epctl register. 11. reset the device: write 0x02 and then 0x00 to the devctl register. 16.2. security options the c8051t630/1/2/3/4/5 devic es provide security options to prevent unauthorized viewing of proprietary program code and constants. a security byte in eprom address space can be used to lock the program memory from being read or written across the c2 interface. when read, the rdlock and wrlock bits in register epstat will indicate the lock status of t he location currently addressed by epaddr. table 16.1 shows the security byte decoding. see section ?13. me mory organization? on page 72 for the security byte location and eprom memory map. important note: once the security byte has been written, there are no means of unlocking the device. locking memory from write access should be performed only after all other code has been successfully programmed to memory. table 16.1. security byte decoding bits description 7?4 write lock: clearing any of these bits to logic 0 prevents all code memory from being written across the c2 interface. 3?0 read lock: clearing any of these bits to logic 0 prevents all code memory from being read across the c2 interface.
rev. 1.0 91 c8051t630/1/2/3/4/5 16.3. program memory crc a crc engine is included on-chip which provides a me ans of verifying eprom contents once the device has been programmed. the crc engine is available for eprom verification ev en if the device is fully read and write locked, allowing for verification of code contents at any time. the crc engine is operated through the c2 debug and programming interface, an d performs 16-bit crcs on individual 256-byte blocks of program memory, or a 32-bit crc on the entire memory space. to prevent hacking and extrapolation of securi ty-locked source code, the crc engi ne will only allow crcs to be per- formed on contiguous 256-byte blocks beginning on 256-byte boundaries (lowest 8-bits of address are 0x00). for example, the crc engine can perform a crc for locations 0x0400 through 0x04ff, but it can- not perform a crc for locations 0x0 401 through 0x0500, or on block sizes smaller or larger than 256 bytes. 16.3.1. performing 32-bit cr cs on full eprom content a 32-bit crc on the entire eprom space is initiated by writing to the crc1 byte over the c2 interface. the crc calculation begins at add ress 0x0000 and ends at the end of user eprom space. the epbusy bit in register c2add will be set during the crc ope ration, and cleared once th e operation is complete. the 32-bit results will be available in the crc3-0 registers. crc3 is the msb, and crc0 is the lsb. the polynomial used for the 32-bit crc calculation is 0x04c11db7. note: if a 16-bit crc has been performed since the last device reset, a device reset should be initiated before performing a 32-bit crc operation. 16.3.2. performing 16-bit crcs on 256-byte eprom blocks a 16-bit crc of individual 256-byte blocks of eprom ca n be initiated by writing to the crc0 byte over the c2 interface. the value written to crc0 is the high byte of the beginni ng address for th e crc. for exam- ple, if crc0 is written to 0x02, the crc will be pe rformed on the 256-bytes beginning at address 0x0200, and ending at address 0x2ff. the epbusy bit in regi ster c2add will be set durin g the crc operation, and cleared once the operation is complete. the 16-bit results will be ava ilable in the crc1-0 registers. crc1 is the msb, and crc0 is the lsb. the polynom ial for the 16-bit crc calculation is 0x1021
c8051t630/1/2/3/4/5 92 rev. 1.0 17. power management modes the c8051t630/1/2/3/4/5 devices have three software programmable power management modes: idle, stop, and suspend. idle mode and stop mode are part of the standard 8051 architecture, while suspend mode is an enhanced power-saving mode impl emented by the high-spe ed oscillator peripheral. idle mode halts the cpu while leaving the peripherals and clocks active. in stop mode, the cpu is halted, all interrupts and time rs (except the missing clock detector) are inactive, and the internal oscillator is stopped (analog peripherals remain in their se lected states; the external o scillator is not affected). sus- pend mode is similar to stop mode in that the internal oscillator a nd cpu are halted, but the device can wake on events such as a port mismatch, comparator low output, or a timer 3 overflow. since clocks are running in idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering idle. stop mode and suspend mode consume the least power because the majority of the device is shut do wn with no clocks active. sfr definition 17.1 describes the power control register (pcon) used to control the c8051t630/1/2/3/4/5's stop and idle power man- agement modes. su spend mode is contro lled by the suspend bit in the os cicn register (sfr definition 19.3). although the c8051t630/1/2/3/4/5 has idle, stop, and suspend modes available, more control over the device power can be achieved by enabling/disabling individual peripherals as needed. each analog peripheral can be disabled when not in use and placed in low power mode. digital peripherals, such as tim- ers or serial buses, draw little powe r when they are not in use. turnin g off oscillators lowers power con- sumption considerably, at the expense of reduced functionality. 17.1. idle mode setting the idle mode select bit (pcon.0) causes the hardware to halt the cpu and enter idle mode as soon as the instruction that sets the bit completes execution. all internal registers and memory maintain their original data. all analog and digital peripherals can remain active during idle mode. idle mode is terminated when an enabled interrupt is asserted or a reset occurs. the assertion of an enabled interrupt will cause the idle mode selection bit (pcon.0) to be cleared and the cpu to resume operation. the pen ding interrupt will be serviced and the next in struction to be executed after the return from interrupt (reti) will be the instruction immedi ately following the one that se t the idle mode select bit. if idle mode is terminated by an internal or external reset, the cip-51 performs a normal reset sequence and begins program execution at address 0x0000. if the instruction following the write of the idle bit is a single-byte instruct ion and an interrupt occurs during the execution phase of the instruction that sets the id le bit, the cpu may not wake from idle mode when a future interrupt occurs. therefore, instructions that set the idle bit should be followed by an instruction that has two or more opcode bytes, for example: // in ?c?: pcon |= 0x01; // set idle bit pcon = pcon; // ... followed by a 3-cycle dummy instruction ; in assembly: orl pcon, #01h ; set idle bit mov pcon, pcon ; ... followed by a 3-cycle dummy instruction if enabled, the watchdog timer (wdt) will eventually cause an internal watchdog re set and thereby termi- nate the idle mode. this feature pr otects the system from an unintended permanent shutdown in the event of an inadvertent write to the pcon register. if this behavior is not desired, th e wdt may be disabled by
rev. 1.0 93 c8051t630/1/2/3/4/5 software prior to entering th e idle mode if the wdt was initially config ured to allow this operation. this pro- vides the opportunity for additional power savings, allo wing the system to remain in the idle mode indefi- nitely, waiting for an external stimul us to wake up the system. refer to section ?18.6. pca watchdog timer reset? on page 99 for more information on the use and configuration of the wdt. 17.2. stop mode setting the stop mode select bit (pcon.1) causes th e controller core to enter stop mode as soon as the instruction that sets the bit complete s execution. in stop mode the intern al oscillator, cpu, and all digital peripherals are stopp ed; the state of the external oscillator circ uit is not affected. ea ch analog peripheral (including the external oscillator circ uit) may be shut down individually prior to entering stop mode. stop mode can only be terminated by an internal or external reset. on reset, the device performs the normal reset sequence and begins program execution at address 0x0000. if enabled, the missing clock detector will cause an internal reset and thereby terminate the stop mode. the missing clock detector should be disabled if the cpu is to be put to in stop mode for longer than the mcd timeout. by default, when in stop mode the internal regulator is still active. ho wever, the regulator can be config- ured to shut down while in stop mode to save pow er. to shut down the regulator in stop mode, the stopcf bit in register reg0cn should be set to 1 prior to setting the stop bit (see sfr definition 10.1). if the regulator is shut down using the stopcf bit, only the rst pin or a full power cycle are capable of resetting the device. 17.3. suspend mode setting the suspend bit (oscicn.5) causes the hardware to halt the cpu and the high-frequency inter- nal oscillator, and go into suspend mode as soon as the instruction that sets the bit completes execution. all internal registers and memory main tain their original data. most digita l peripherals are not active in sus- pend mode. the exception to this is the port match f eature and timer 3, when it is run from an external oscillator source or the inte rnal low-frequency oscillator. suspend mode can be terminated by four types of even ts, a port match (described in section ?20.5. port match? on page 118), a timer 3 overflow (described in section ?24.3. timer 3? on page 185), a comparator low output (if enabled), or a device reset event. to run timer 3 in suspend mode, the timer must be config- ured to clock from either the exte rnal clock source or the internal low-frequency oscilla tor source. when suspend mode is termin ated, the device will co ntinue execution on the instru ction following the one that set the suspend bit. if the wake event (port match or timer 3 overflow) was configured to generate an inter- rupt, the interrupt will be serviced u pon waking the device. if suspend mo de is terminated by an internal or external reset, the cip-51 performs a normal reset sequence and begins program execution at address 0x0000.
c8051t630/1/2/3/4/5 94 rev. 1.0 sfr address = 0x87 sfr definition 17.1. pcon: power control bit76543210 name gf[5:0] stop idle type r/w r/w r/w reset 00000000 bit name function 7:2 gf[5:0] general purpose flags 5?0. these are general purpose flags for use under software control. 1stop stop mode select. setting this bit will place the cip-51 in st op mode. this bit will always be read as 0. 1: cpu goes into stop mode (internal oscillator stopped). 0idle idle mode select. setting this bit will place the cip-51 in idle mode. this bit will always be read as 0. 1: cpu goes into idle mode. (shuts off clo ck to cpu, but clock to timers, interrupts, serial ports, and analog peripherals are still active.)
rev. 1.0 95 c8051t630/1/2/3/4/5 18. reset sources reset circuitry allows the controller to be easily placed in a predefined default condition. on entry to this reset state, th e following occur: ? cip-51 halts program execution ? special function registers (sfrs) are initialized to their defined reset values ? external port pins are forced to a known state ? interrupts and timers are disabled all sfrs are reset to the predefined values noted in the sfr detailed descriptions. the contents of internal data memory are unaffected during a reset; any prev iously stored data is preserved. however, since the stack pointer sfr is reset, the stack is effectively lo st, even though the data on the stack is not altered. the port i/o latches are reset to 0xff (all logic ones) in open-drain mode. weak pullups are enabled dur- ing and after the reset. for v dd monitor and power-on resets, the rst pin is driven low until the device exits the reset state. on exit from the reset state, the program counter (pc) is reset, and the system clock defaults to the inter- nal oscillator. the watchdog timer is enabled with the system clock divided by 12 as its clock source. pro- gram execution begins at location 0x0000. figure 18.1. reset sources pca wdt missing clock detector (one- shot) (software reset) system reset reset funnel px.x px.x en swrsf internal oscillator system clock cip-51 microcontroller core extended interrupt handler clock select en wdt enable mcd enable extclk external oscillator drive illegal eprom operation /rst (wired-or) power on reset '0' + - comparator 0 c0rsef vdd + - supply monitor enable low frequency oscillator
c8051t630/1/2/3/4/5 96 rev. 1.0 18.1. power-on reset during power-up, the device is held in a reset state and the rst pin is driven low until v dd settles above v rst . a delay occurs before the device is released from reset; the delay decreases as the v dd ramp time increases (v dd ramp time is defined as how fast v dd ramps from 0 v to v rst ). figure 18.2. plots the power-on and v dd monitor event timing. the maximum v dd ramp time is 1 ms; slower ramp times may cause the device to be released from reset before v dd reaches the v rst level. for ramp times less than 1 ms, the power-on reset delay (t pordelay ) is typically less than 0.3 ms. on exit from a power-on or v dd monitor reset, the porsf flag (rstsrc. 1) is set by hardware to logic 1. when porsf is set, all of the othe r reset flags in the rstsrc regist er are indeterminate (porsf is cleared by all other resets). since all resets caus e program execution to begin at the same location (0x0000) software can read the porsf flag to determine if a power-up was the cause of reset. the con- tent of internal data memory should be assumed to be undefined after a power-on reset. the v dd monitor is enabled following a power-on reset. figure 18.2. power-on and v dd monitor reset timing power-on reset vdd monitor reset /rst t supply voltage logic high logic low t pordelay v d d v rst vdd
rev. 1.0 97 c8051t630/1/2/3/4/5 18.2. power-fail reset/v dd monitor when a power-down transition or power irregularity causes v dd to drop below v rst , the power supply monitor will drive the rst pin low and hold the cip-51 in a reset state (see figure 18.2). when v dd returns to a level above v rst , the cip-51 will be released from the reset st ate. note that even though internal data memory contents are not altered by the power-fa il reset, it is impossib le to determine if v dd dropped below the level required for data retenti on. if the porsf flag reads 1, the data may no longer be valid. the v dd monitor is enabled after power-on resets. its defined st ate (enabled/disabled) is not altered by any other reset source. for example, if the v dd monitor is disabled by code and a software reset is performed, the v dd monitor will still be disabled after the reset. important note: if the v dd monitor is being turned on from a disabled state, it should be enabled before it is selected as a reset source. selecting the v dd monitor as a reset source before it is enabled and stabi- lized may cause a system reset. in some applications, this reset may be undesirable. if this is not desirable in the application, a delay should be introduced betwe en enabling the monitor and selecting it as a reset source. the procedure for enabling the v dd monitor and configuring it as a reset source from a disabled state is shown below: 1. enable the v dd monitor (vdmen bit in vdm0cn = 1). 2. if necessary, wait for the v dd monitor to stabilize (see table 5.4 for the v dd monitor turn-on time). 3. select the v dd monitor as a reset source (porsf bit in rstsrc = 1). see figure 18.2 for v dd monitor timing; note that the power-on -reset delay is not incurred after a v dd monitor reset. see table 5.4 for complete electrical characteristics of the v dd monitor.
c8051t630/1/2/3/4/5 98 rev. 1.0 sfr address = 0xff 18.3. external reset the external rst pin provides a means for external circuitry to force the device into a reset state. assert- ing an active-low signal on the rst pin generates a reset; an external pullup and/or decoupling of the rst pin may be necessary to avoid erroneous noise- induced resets. see table 5.4 for complete rst pin spec- ifications. the pinrsf flag (rstsrc.0) is set on exit from an external reset. 18.4. missing cl ock detector reset the missing clock detector (mcd) is a one-shot circuit that is triggered by the syst em clock. if the system clock remains high or low for more than 100 s, the one-sho t will time out and genera te a reset. after a mcd reset, the mcdrsf flag (rstsrc.2) will read 1, signifying the mcd as the reset source; otherwise, this bit reads 0. writing a 1 to the mcdrsf bit enables the missing clock detector; writing a 0 disables it. the state of the rst pin is unaffected by this reset. sfr definition 18.1. vdm0cn: v dd monitor control bit7654321 0 name vdmen vddstat type r/wrrrrrr r reset varies varies 0 0 0 0 0 0 bit name function 7vdmen v dd monitor enable. this bit turns the v dd monitor circuit on/off. the v dd monitor cannot generate sys- tem resets until it is also selected as a reset source in register rstsrc (sfr def- inition 18.2). selecting the v dd monitor as a reset source before it has stabilized may generate a system reset. in systems wher e this reset would be undesirable, a delay should be introduced between enabling the v dd monitor and selecting it as a reset source. see table 5.4 for the minimum v dd monitor turn-on time. 0: v dd monitor disabled. 1: v dd monitor enabled. 6vddstat v dd status. this bit indicates the current power supply status (v dd monitor output). 0: v dd is at or below the v dd monitor threshold. 1: v dd is above the v dd monitor threshold. 5:0 unused unused. read = 000000b; write = don?t care.
rev. 1.0 99 c8051t630/1/2/3/4/5 18.5. comparator0 reset comparator0 can be configured as a reset source by writing a 1 to the c0rsef flag (rstsrc.5). comparator0 should be enabled and allowed to settle prior to writing to c0rsef to prevent any turn-on chatter on the output from generating an unwanted rese t. the comparator0 reset is active-low: if the non- inverting input voltage (on cp0+) is le ss than the inverting input voltage (on cp0-), the device is put into the reset state. after a compar ator0 reset, the c0rsef flag (rst src.5) will read 1 signifying comparator0 as the reset source; otherwise, this bit reads 0. the state of the rst pin is unaffected by this reset. 18.6. pca watchdog timer reset the programmable watchdog timer (wdt) function of the programmable counter array (pca) can be used to prevent software from running out of control during a system malfunction. the pca wdt function can be enabled or disabled by software as described in section ?25.4. watchdog timer mode? on page 202; the wdt is enabled and clocked by sysclk/12 following any rese t. if a system malfun ction prevents user software from updating the wdt, a reset is generate d and the wdtrsf bit (rstsrc.5) is set to 1. the state of the rst pin is unaffected by this reset. 18.7. eprom error reset if an eprom read or write targets an illegal address, a system reset is generated. this may occur due to any of the following: ? programming hardware attempts to write or read an eprom location which is above the user code space address limit. ? an eprom read from firmware is attempted above user code space. this occurs when a movc operation is attempted above the user code space address limit. ? a program read is attempted above user code space. this occurs when user code attempts to branch to an address above the user code space address limit. the memerr bit (rstsrc.6) is set following an eprom error reset. the state of the rst pin is unaf- fected by this reset. 18.8. software reset software may force a reset by wr iting a 1 to the swrsf bit (rstsr c.4). the swrsf bit will read 1 fol- lowing a software forced reset. the state of the rst pin is unaffected by this reset.
c8051t630/1/2/3/4/5 100 rev. 1.0 sfr address = 0xef sfr definition 18.2. rstsrc: reset source bit76543210 name memerr c0rsef swrsf wdtrsf mcdrsf porsf pinrsf type r r r/w r/w r r/w r/w r reset 0 varies varies varies var ies varies varies varies bit name description write read 7 unused unused. don?t care. 0 6 memerr eprom error reset flag. n/a set to 1 if eprom read/write error caused the last reset. 5 c0rsef comparator0 reset enable and flag. writing a 1 enables comparator0 as a reset source (active-low). set to 1 if comparator0 caused the last reset. 4swrsf software reset force and flag. writing a 1 forces a sys- tem reset. set to 1 if last reset was caused by a write to swrsf. 3 wdtrsf watchdog timer reset flag. n/a set to 1 if watchdog timer overflow caused the last reset. 2 mcdrsf missing clock detector enable and flag. writing a 1 enables the missing clock detector. the mcd triggers a reset if a missing clock condition is detected. set to 1 if missing clock detector timeout caused the last reset. 1porsf power-on/v dd monitor reset flag, and v dd monitor reset enable. writing a 1 enables the v dd monitor as a reset source. writing 1 to this bit before the v dd monitor is enabled and stabilized may cause a system reset. set to 1 anytime a power- on or v dd monitor reset occurs. when set to 1 all other rstsrc flags are inde- terminate. 0pinrsf hw pin reset flag. n/a set to 1 if rst pin caused the last reset. note: do not use read-modify-write operations on this register
rev. 1.0 101 c8051t630/1/2/3/4/5 19. oscillators and clock selection c8051t630/1/2/3/4/5 devices include a programmable intern al high-frequency osc illator, a programmable internal low-freq uency oscillator, and an external oscillator driv e circuit. the internal high-frequency oscilla- tor can be enabled/disabled and calibrated using the oscicn and oscicl re gisters, as shown in figure 19.1. the internal low-fr equency oscillator can be enabled/d isabled and calibrated using the osclcn register. the system clock can be sourced by t he external oscillato r circuit or either internal oscil- lator. both internal oscillators of fer a selectable post-scaling feature. figure 19.1. oscillator options 19.1. system clock selection the clksl[1:0] bits in register cl ksel select which osc illator source is used as the system clock. clksl[1:0] must be set to 01b for the system clock to run from th e external oscillator; however the exter- nal oscillator may still clock certain per ipherals (timers, pca) when the inte rnal oscillator is selected as the system clock. the system clock may be switched on-the-fly be tween the inte rnal oscillator, external oscilla- tor, and clock multiplier so long as the selected clock source is enabled and running. the internal high-frequency and low-frequency oscillators require little start-up ti me and may be selected as the system clock immediately fo llowing the register writ e which enables the oscillator. the external rc and c modes also typically require no startup time. osc programmable internal clock generator input circuit en sysclk n oscicl oscicn ioscen ifrdy suspend ifcn1 ifcn0 extclk oscxcn xoscmd2 xoscmd1 xoscmd0 xfcn2 xfcn1 xfcn0 clksel sel1 sel0 osclcn osclen osclrdy osclf3 osclf2 osclf1 osclf0 oscld1 oscld0 low frequency oscillator en n oscld osclf osclf oscld cmos mode extclk rc mode vdd extclk c mode extclk
c8051t630/1/2/3/4/5 102 rev. 1.0 sfr address = 0xa9 sfr definition 19.1. clksel: clock select bit76543210 name clksl[1:0] type rrrrrr r/w reset 00000000 bit name function 7:2 unused unused. read = 000000b; write = don?t care 1:0 clksl[1:0] system clock source select bits. 00: sysclk derived from the internal hig h-frequency oscillato r and scaled per the ifcn bits in register oscicn. 01: sysclk derived from the external oscillator circuit. 10: sysclk derived from the internal lo w-frequency oscillato r and scaled per the oscld bits in register osclcn. 11: reserved.
rev. 1.0 103 c8051t630/1/2/3/4/5 19.2. programmable internal high-frequency (h-f) oscillator all c8051t630/1/2/3/4/5 devices incl ude a programmable intern al high-frequency osc illator that defaults as the system clock after a system reset. the inte rnal oscillator period ca para1n be adju sted via the oscicl register as defined by sfr definition 19.2. on c8051t630/1/2/3/4/5 devices, oscicl is factor y calibrated to obtain a 24.5 mhz base frequency. the system clock may be derived from the programmed in ternal oscillator divided by 1, 2, 4, or 8, as defined by the ifcn bits in register oscicn. the divide value defaults to 8 following a reset. 19.2.1. internal os cillator suspend mode when software writes a logic 1 to suspend (oscicn.5) , the internal oscillator is suspended. if the sys- tem clock is derived from t he internal oscillator, the input clock to the peripheral or cip-51 will be stopped until one of the following events occur: ? port 0 match event. ? port 1 match event. ? comparator 0 enabled and output is logic 0. ? timer3 overflow event. when one of the oscillator awakening events occur, the internal oscillato r, cip-51, and affe cted peripherals resume normal operation, regardless of whether the event also causes an interrupt. the cpu resumes execution at the instruction fo llowing the write to suspend. sfr address = 0xb3 sfr definition 19.2. oscicl: intern al h-f oscillator calibration bit76543210 name oscicl[6:0] type rr/w reset 0 varies varies varies var ies varies varies varies bit name function 7 unused unused. read = 0; write = don?t care 6:0 oscicl[6:0] internal oscillator calibration bits. these bits determine the internal oscillato r period. when set to 0000000b, the h-f oscillator operates at its fa stest setting. when set to 111 1111b, the h-f oscillator operates at its slowest setting. the reset value is factory calibrated to generate an internal oscillator frequency of 24.5 mhz.
c8051t630/1/2/3/4/5 104 rev. 1.0 sfr address = 0xb2 sfr definition 19.3. oscicn: inte rnal h-f oscillator control bit76 5 43210 name ioscen ifrdy suspend stsync ifcn[1:0] type r/w r r/w r r r r/w reset 11 0 00000 bit name function 7ioscen internal h-f oscillator enable bit. 0: internal h-f oscillator disabled. 1: internal h-f oscillator enabled. 6ifrdy internal h-f oscillator frequency ready flag. 0: internal h-f oscillator is no t running at pr ogrammed frequency. 1: internal h-f oscillator is running at progr ammed frequency. 5 suspend internal oscillator suspend enable bit. setting this bit to logic 1 places the in ternal oscillator in suspend mode. the inter- nal oscillator resumes operation when one of the suspend mode awakening events occurs. 4 stsync suspend timer synchronization bit. this bit is used to indicate when it is sa fe to read and write the registers associated with the suspend wake-up timer. if a susp end wake-up source other than the timer has brought the oscillator out of suspend mode, it may ta ke up to three timer clocks before the timer can be read or written. w hen stsync reads '1', reads and writes of the timer register should not be performe d. when stsync reads '0', it is safe to read and write the timer registers. 3:2 unused unused. read = 00b; write = don?t care 1:0 ifcn[1:0] internal h-f oscillator fre quency divider control bits. 00: sysclk derived from internal h-f oscillator divided by 8. 01: sysclk derived from internal h-f oscillator divided by 4. 10: sysclk derived from internal h-f oscillator divided by 2. 11: sysclk derived from internal h-f oscillator divided by 1.
rev. 1.0 105 c8051t630/1/2/3/4/5 19.3. programmable internal low-frequency (l-f) oscillator all c8051t630/1/2/ 3/4/5 devices include a progra mmable low-frequency internal oscillator, which is cali- brated to a nominal frequency of 80 khz. the low-frequency oscillator circ uit includes a divider that can be changed to divide the clock by 1, 2, 4, or 8, using the oscld bits in the osclcn register (see sfr defi- nition 19.4). additionally, the oscl f[3:0] bits can be used to adjust the oscillator?s output frequency. 19.3.1. calibrating the internal l-f oscillator timers 2 and 3 include capture func tions that can be used to capture the oscillato r frequency, when run- ning from a known time base. when either timer 2 or timer 3 is co nfigured for l-f oscillator capture mode, a falling edge (tim er 2) or rising edge (tim er 3) of the low-frequency o scillator?s output will cause a capture event on the corresponding timer. as a capture event occurs, the current timer value (tmrnh:tmrnl) is copied into the timer reload regi sters (tmrnrlh:tmrnrll). by recording the differ- ence between two successive time r capture values, the lo w-frequency oscillator? s period can be calcu- lated. the osclf bits can then be adjusted to produce the desire d oscillator frequency. sfr address = 0xe3 sfr definition 19.4. osclcn: inte rnal l-f oscill ator control bit76543210 name osclen osclrdy oscl f[3:0] oscld[1:0] type r/w r r.w r/w reset 0 0 varies varies varies varies 0 0 bit name function 7osclen internal l-f oscillator enable. 0: internal l-f oscillator disabled. 1: internal l-f oscillator enabled. 6osclrdy internal l-f oscillator ready. 0: internal l-f oscillator frequency not stabilized. 1: internal l-f oscilla tor frequency stabilized. note: osclrdy is only set back to 0 in the event of a device reset or a change to the oscld[1:0] bits. 5:2 osclf[3:0] internal l-f oscillator frequency control bits. fine-tune control bits for the internal l-f oscillator fr equency. when set to 0000b, the l-f oscillator oper ates at its fastest setting. when set to 1111b, the l-f oscillator operates at its slowest setting. 1:0 oscld[1:0] internal l-f oscillator divider select. 00: divide by 8 selected. 01: divide by 4 selected. 10: divide by 2 selected. 11: divide by 1 selected.
c8051t630/1/2/3/4/5 106 rev. 1.0 19.4. external osci llator drive circuit the external oscillator circuit may dr ive an external capacitor or rc ne twork. a cmos clock may also pro- vide a clock input. in rc, capacitor, or cmos clock co nfiguration, the clock source should be wired to the extclk pin as shown in figure 19.1. the type of external oscillator mu st be selected in the oscxcn reg- ister, and the frequency control bits (xfcn) must be selected appropriately (see sfr definition 19.5). important note on external oscillator usage: port pins must be configured when using the external oscillator circuit. when the external oscillator drive ci rcuit is enabled in capacitor, rc, or cmos clock mode, port pin p0.3 is used as extc lk. the port i/o crossbar should be configured to skip the port pin used by the oscillator circui t; see section ?20.3. prio rity crossbar decoder? on page 114 for crossbar con- figuration. additionally, when using th e external oscillator circuit in ca pacitor or rc mode, the associated port pin should be configured as an analog input . in cmos clock mode, the associated pin should be configured as a digital input . see section ?20.4. port i/o initialization? on page 116 for details on port input mode selection.
rev. 1.0 107 c8051t630/1/2/3/4/5 sfr address = 0xb1 sfr definition 19.5. oscxcn: ex ternal oscillator control bit76543210 name xoscmd[2:0] xfcn[2:0] type rr/wrr/w reset 00000000 bit name function 7 unused read = 0; write = don?t care 6:4 xoscmd[2:0] external oscillat or mode select. 00x: external oscillator circuit off. 010: external cmos clock mode. 011: external cmos clock mode with divide by 2 stage. 100: rc oscillator mode wit h divide by 2 stage. 101: capacitor oscillator mo de with divide by 2 stage. 11x: reserved. 3 unused read = 0; write = don?t care 2:0 xfcn[2:0] external oscillator frequency control bits. set according to the desired frequency range for rc mode. set according to the desired k factor for c mode. xfcn rc mode c mode 000 f ?? 25 khz k factor = 0.87 001 25 khz ?? f ?? 50 khz k factor = 2.6 010 50 khz ?? f ?? 100 khz k factor = 7.7 011 100 khz ?? f ?? 200 khz k factor = 22 100 200 khz ?? f ?? 400 khz k factor = 65 101 400 khz ?? f ?? 800 khz k factor = 180 110 800 khz ?? f ?? 1.6 mhz k factor = 664 111 1.6 mhz ?? f ?? 3.2 mhz k factor = 1590
c8051t630/1/2/3/4/5 108 rev. 1.0 19.4.1. external rc example if an rc network is used as an external oscillator so urce for the mcu, the circ uit should be configured as shown in figure 19.1, ?rc mode?. the capacitor should be no greater than 100 pf; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the pcb layout. to deter- mine the required external oscilla tor frequency control va lue (xfcn) in the oscxcn register, first select the rc network value to pr oduce the desired fr equency of oscillation, acco rding to equa tion 19.1, where f = the frequency of oscillation in mhz, c = th e capacitor value in pf, and r = the pull-up resistor value in k ? . equation 19.1. rc mode oscillator frequency for example: if the frequency desired is 100 khz, let r = 246 k ? and c = 50 pf: f = 1.23( 10 3 ) / rc = 1.23 ( 10 3 ) / [ 246 x 50 ] = 0.1 mhz = 100 khz referring to the table in sfr definition 19.5, the required xfcn setting is 010b. 19.4.2. external capacitor example if a capacitor is used as an external oscillator for t he mcu, the circuit should be configured as shown in figure 19.1, ?c mode?. the capacitor should be no greater than 100 pf; however for very small capacitors, the total capacitance may be dominated by parasiti c capacitance in the pcb layout. to determine the required external oscillato r frequency control value (xfcn) in th e oscxcn register, select the capaci- tor to be used and find the frequency of oscillation according to equation 19.2, where f = the frequency of oscillation in mhz, c = the capacitor value in pf, and v dd = the mcu power supply in volts. equation 19.2. c mode oscillator frequency for example: assume v dd = 3.0 v and f = 150 khz: f = kf / (c x vdd) ? 0.150 mhz = kf / (c x 3.0) since the frequency of roughly 150 khz is desired, sele ct the k factor from the table in sfr definition 19.5 (oscxcn) as kf = 22: 0.150 mhz = 22 / (c x 3.0) ? c x 3.0 = 22 / 0.150 mhz ? c = 146.6 / 3.0 pf = 48.8 pf therefore, the xfcn value to use in this example is 011b and c = 50 pf. f 1.23 10 3 ? rc ? ?? ? = fkf ?? rv dd ? ?? ? =
rev. 1.0 109 c8051t630/1/2/3/4/5 20. port input/output digital and analog resources are available through 17 i/o pins. port pins p0.0-p1.7 can be defined as gen- eral-purpose i/o (gpio), assigned to one of the inter nal digital resources,para1 or assigned to an analog function as shown in figure 20.3. port pin p2.0 on c an be used as gpio and is shared with the c2 inter- face data signal (c2d). the designer has complete control over which functions are assigned, limited only by the number of physical i/o pins. this resource assignme nt flexibility is achiev ed through the use of a priority crossbar decoder. note that the state of a port i/o pin can always be read in the corresponding port latch, regardless of the crossbar settings. the crossbar assigns the selected internal digital reso urces to the i/o pins based on the priority decoder (figure 20.3 and figure 20.4). the registers xbr0 and xbr1, defined in sfr definition 20.1 and sfr definition 20.2, are used to se lect internal digital functions. all port i/os are 5 v tolerant (refer to figure 20.2 for the port cell circuit). the port i/o cells are configured as either push-pull or open-drain in the port output mode registers (pnmdout, where n = 0,1). complete electrical specifications for port i/o are given in table 5.3 on page 25. figure 20.1. port i/o fun ctional block diagram xbr0, xbr1, pnskip registers digital crossbar priority decoder 2 p0 i/o cells p0.0 p0.7 8 port match p0mask, p0mat p1mask, p1mat uart (internal digital signals) highest priority lowest priority sysclk 2 smbus t0, t1 2 4 pca 2 cp0 outputs spi 4 p1 i/o cells p1.0 8 (port latches) p0 (p0.0-p0.7) (p1.0-p1.7) 8 8 p1 p2 i/o cell p2 (p2.0) 1 pnmdout, pnmdin registers p1.7 p2.0 to analog peripherals (adc0, cp0, vref, extclk) external interrupts ex0 and ex1
c8051t630/1/2/3/4/5 110 rev. 1.0 20.1. port i/o m odes of operation port pins use the port i/o cell shown in figure 20.2. each port i/o cell can be configured by software for analog i/o or digital i/o using the pnmdin registers. on reset, all port i/o cells default to a high impedance state with weak pull-ups enabled until the crossbar is enabled (xbare = 1). 20.1.1. port pins conf igured for analog i/o any pins to be used as comparator or adc input, ex ternal oscillator input/out put, vref, or idac output should be configured for analog i/o (pnmdin.n = 1). when a pin is configured for analog i/o, its weak pul- lup, digital driver, a nd digital receiver are disabled. port pins configured for analog i/o will always read back a value of 0. configuring pins as analog i/o saves power and isolates the port pin from digital interference. port pins configured as digital inputs may still be used by analog peripherals; howe ver, this practice is not recom- mended and may result in measurement errors. 20.1.2. port pins configured for digital i/o any pins to be used by digital peripherals (uart, sp i, smbus, etc.), external digital event capture func- tions, or as gpio should be configured as digital i/o (pnmdin.n = 1). for digital i/o pins, one of two output modes (push-pull or open-drain) must be selected using the pnmdout registers. push-pull outputs (pnmdout.n = 1) drive the port pa d to the vdd/dc+ or gnd supply rails based on the output logic value of the port pin. open-drain output s have the high side driver disabled; therefore, they only drive the port pad to gnd wh en the output logic value is 0 and become high impedance inputs (both high low drivers turned off) when the output logic value is 1. when a digital i/o cell is placed in the high impedance st ate, a weak pull-up transistor pulls the port pad to the vdd supply voltage to ensure th e digital input is at a defined logic state. weak pull-ups are disabled when the i/o cell is driven to gnd to minimize power consumption and may be globally disabled by setting weakpud to 1. the user should ensure that digital i/o ar e always internally or ex ternally pulled or driven to a valid logic state to minimize power consumption. port pins configured for digital i/o always read back the logic state of the port pad, regardless of the output logic value of the port pin.
rev. 1.0 111 c8051t630/1/2/3/4/5 figure 20.2. port i/o cell block diagram 20.1.3. interfacing po rt i/o to 5v logic all port i/o configured for digital, open-drain operation are capable of interfacing to digital logic operating at a supply voltage higher than vdd and less than 5.25 v. an external pullup resistor to the higher supply voltage is typically required for most systems. important note: in a multi-voltage interface, the external pullu p resistor should be sized to allow a current of at least 150 a to flow into the port pin when th e supply voltage is between (vdd + 0.6 v) and (vdd + 1.0 v). once the port pin voltage increases beyond this range, the current flowing in to the port pin is mini- mal. gnd vdd vdd (weak) port pad to/from analog peripheral pxmdin.x (1 for digital) (0 for analog) px.x ? output logic value (port latch or crossbar) xbare (crossbar enable) px.x ? input logic value (reads 0 when pin is configured as an analog i/o) pxmdout.x (1 for push-pull) (0 for open-drain) weakpud (weak pull-up disable)
c8051t630/1/2/3/4/5 112 rev. 1.0 20.2. assigning port i/o pins to analog and digital functions port i/o pins can be assigned to various analog, digita l, and external interrupt functions. the port pins assigned to analog functions should be configured for ana log i/o, and port pins assi gned to digital or exter- nal interrupt functions should be configured for digital i/o. 20.2.1. assigning port i/o pins to analog functions table 20.1 shows all available analog func tions that require port i/o assignments. port pins selected for these analog functions should have their corresponding bit in pnskip set to 1. this reserves the pin for use by the analog function and do es not allow it to be claimed by the crossbar. table 20.1 shows the potential mapping of port i/o to each analog function. 20.2.2. assigning port i/o pins to digital functions any port pins not assigned to analog functions may be assigned to digital functi ons or used as gpio. most digital functions rely on the crossbar for pin assi gnment; however, some digital functions bypass the crossbar in a manner similar to the analog functions listed above. port pins used by these digital func- tions and any port pins selected for use as gpio should have their corresponding bit in pnskip set to 1. table 20.2 shows all available digital functions and the potential mapping of port i/o to each digital function. table 20.1. port i/o a ssignment for analog functions analog function potentially assignable port pins sfr(s) used for assignment adc input p0.0?p1.7 amx0p, amx0n, pnskip comparator0 input p0.0?p1.7 cpt0mx, pnskip voltage reference (vref0) p0.0 ref0cn, pnskip current dac output (i da0) p0.1 ida0cn, pnskip external oscillator in rc or c mode (extclk) p0.3 oscxcn, pnskip table 20.2. port i/o assi gnment for digital functions digital function potentially assignable port pins sfr(s) used for assignment uart0, spi0, smbus, cp0, cp0a, sysclk, pca0 (cex0-2 and eci), t0 or t1. any port pin available for assignment by the crossbar. this includes p0.0 - p1.7 pins which have their pnskip bit set to 0. note: the crossbar will always assign uart0 pins to p0.4 and p0.5. xbr0, xbr1 any pin used for gpio p0.0?p2.0 pnskip
rev. 1.0 113 c8051t630/1/2/3/4/5 20.2.3. assigning port i/o pins to external digital event capture functions external digital event captur e functions can be used to trigger an interrupt or wake the device from a low power mode when a transition occurs on a digital i/o pin. the digital event capture functions do not require dedicated pins and will function on both gpio pins (pnskip = 1) and pi ns in use by the crossbar (pnskip = 0). external digital event capture functions cannot be used on pi ns configured for analog i/o. table 20.3 shows all available external digital event capture functions. table 20.3. port i/o assignment for ex ternal digital event capture functions digital function potentially assignable port pins sfr(s) used for assignment external interrup t 0 p0.0?p0.7 it01cf external interrup t 1 p0.0?p0.7 it01cf port match p0.0?p1 .7 p0mask, p0mat p1mask, p1mat
c8051t630/1/2/3/4/5 114 rev. 1.0 20.3. priority crossbar decoder the priority crossbar decoder (figure 20.3) assigns a priority to each i/o function, starting at the top with uart0. when a digital resource is selected, the leas t-significant unassigned port pin is assigned to that resource (excluding uart0, which is a lways at pins 4 and 5). if a port pin is assigned, the crossbar skips that pin when assigning the next se lected resource. additionally, the crossbar will skip port pins whose associated bits in the pnskip registers are set. the pn skip registers allow software to skip port pins that are to be used for analog input, dedicated functions, or gpio. important note on crossbar configuration: if a port pin is claimed by a peripheral without use of the crossbar, its corresponding pnskip bit should be set. th is applies to p0.0 if vref is used, p0.3 if the external oscillator circuit is enabled, p0.6 if the adc or idac is co nfigured to use the external conversion start signal (cnvstr), and any selected adc or comparator inputs. the crossbar skips selected pins as if they were already assigned, and moves to the ne xt unassigned pin. figure 20.3 shows the crossbar decoder priority with no port pins skipped (p0skip, p1skip = 0x00); figure 20.4 shows the crossbar decoder priority with the v pp (p0.2) and extclk(p0.3) pins skipped (p0skip = 0x0c). figure 20.3. crossbar priority decoder with no pins skipped p2 v re f ida extclk cnvstr 01234567012345670 *nss is only pinned out in 4-wire spi mode sysclk cex0 cex1 cex2 eci 0000000000000000 p0 p1 nss* sck miso mosi rx0 sf signals pin i/o tx0 cp0 sda scl cp0a special function signals are not assigned by the crossbar. when these signals are enabled, the crossbar must be manually configured to skip their corresponding port pins. port pin potentially available to peripheral sf signals t1 p0skip[0:7] t0 p1skip[0:7]
rev. 1.0 115 c8051t630/1/2/3/4/5 figure 20.4. crossbar priority d ecoder with crystal pins skipped registers xbr0 and xbr1 are used to assign the digital i/o resources to the physical i/o port pins. note that when the smbus is selected, the crossbar assi gns both pins associated with the smbus (sda and scl); when the uart is selected, the crossbar assign s both pins associated with the uart (tx and rx). uart0 pin assignments are fixed for bootloading purp oses: uart tx0 is always assigned to p0.4; uart rx0 is always assigned to p0.5. standard port i/os appear contiguously after the prioritized functions have been assigned. important note: the spi can be operated in either 3-wire or 4-wire modes, pending the state of the nssmd1?nssmd0 bits in register spi0cn. according to the spi mode, the nss signal may or may not be routed to a port pin. p2 v re f ida extclk cnvstr 01234567012345670 *nss is only pinned out in 4-wire spi mode sysclk cex0 cex1 cex2 eci 0011000000000000 cp0a special function signals are not assigned by the crossbar. when these signals are enabled, the crossbar must be manually configured to skip their corresponding port pins. port pin potentially available to peripheral sf signals t1 p0skip[0:7] t0 p1skip[0:7] tx0 cp0 sda scl p0 p1 nss* sck miso mosi rx0 sf signals pin i/o
c8051t630/1/2/3/4/5 116 rev. 1.0 20.4. port i/o initialization port i/o initialization cons ists of the following steps: 1. select the input mode (analog or digital) for all port pins, using the port input mode register (pnmdin). 2. select the output mode (open-drain or push-pull) fo r all port pins, using the port output mode register (pnmdout). 3. select any pins to be skipped by the i/o cr ossbar using the port skip registers (pnskip). 4. assign port pins to desired peripherals. 5. enable the cro ssbar (xbare = 1). all port pins must be configured as either analog or digital inputs. any pins to be used as comparator or adc inputs should be configured as an analog inputs. when a pin is configured as an analog input, its weak pullup, digital driver, and digital receiver are disabled. this process save s power and reduces noise on the analog input. pins configured as digital inputs may still be used by analog peripherals; however this practice is not recommended. additionally, all analog input pins should be configur ed to be skipped by the crossbar (accomplished by setting the associated bits in pnskip). port input mode is set in the pnmdin register, where a 1 indicates a digital input, and a 0 indicates an analog input. all pins default to digital inputs on reset. see sfr definition 20.8 for the pnmdin register details. the output driver characteristics of the i/o pins ar e defined using the port output mode registers (pnmd- out). each port output driver can be configured as either open drain or push- pull. this selection is required even for the digital resources selected in the xbrn registers, and is not automatic. the only exception to this is the smbus (sda, scl) pins, which are configured as open-drain regardless of the pnmdout settings. when the weakpud bit in xbr1 is 0, a weak pullup is enabled for all po rt i/o config- ured as open-drain. weakpu d does not affect the pu sh-pull port i/o. furthe rmore, the weak pullup is turned off on an output that is driving a 0 to avoid unnecessary power dissipation. registers xbr0 and xbr1 must be loaded with the approp riate values to select the digital i/o functions required by the design. se tting the xbare bit in xbr1 to 1 enables the crossbar. until the crossbar is enabled, the external pins remain as standard port i/o (in input mode), regardless of the xbrn register settings. for given xbrn register settings, one can de termine the i/o pin-out us ing the priority decode table; as an alternative, the confi guration wizard utility of the silicon labs ide software will determine the port i/o pin-assignments based on the xbrn register settings. the crossbar must be enabled to us e port pins as standard port i/o in output mode. port output drivers are disabled while the crossbar is disabled.
rev. 1.0 117 c8051t630/1/2/3/4/5 sfr address = 0xe1 sfr definition 20.1. xbr0: port i/o crossbar register 0 bit76543210 name cp0ae cp0e syscke smb0e spi0e urt0e type r r r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7:6 unused unused. read = 00b; write = don?t care. 5cp0ae comparator0 asynchronous output enable. 0: asynchronous cp0 unavailable at port pin. 1: asynchronous cp0 routed to port pin. 4cp0e comparator0 output enable. 0: cp0 unavailable at port pin. 1: cp0 routed to port pin. 3 syscke /sysclk output enable. 0: /sysclk unavailable at port pin. 1: /sysclk output routed to port pin. 2smb0e smbus i/o enable. 0: smbus i/o unavailable at port pins. 1: smbus i/o routed to port pins. 1spi0e spi i/o enable. 0: spi i/o unavailable at port pins. 1: spi i/o routed to port pins. note that the spi can be assigned either 3 or 4 gpio pins. 0urt0e uart i/o output enable. 0: uart i/o unavailable at port pin. 1: uart tx0, rx0 routed to port pins p0.4 and p0.5.
c8051t630/1/2/3/4/5 118 rev. 1.0 sfr address = 0xe2 20.5. port match port match functionality allows system events to be tr iggered by a logic value change on p0 or p1. a soft- ware controlled value stored in the pnmatch registers specifies the expected or normal logic values of p0 and p1. a port mismatch event occurs if the logic levels of the port?s input pins no longer match the soft- ware controlled value. this allows software to be notified if a certain change or pattern occurs on p0 or p1 input pins regardless of the xbrn settings. the pnmask registers can be used to individually select which p0 a nd p1 pins should be compared against the pnmatch regist ers. a port mismatch event is gene rated if (p0 & p0m ask) does not equal (p0match & p0mask) or if (p1 & p1mask) does not equal (p1match & p1mask). sfr definition 20.2. xbr1: port i/o crossbar register 1 bit7 6543210 name weakpud xbare t1e t0e ecie pca0me[1:0] type r/w r/w r/w r/w r/w r r/w r/w reset 0 0000000 bit name function 7 weakpud port i/o weak pullup disable. 0: weak pullups enabled (except for ports whose i/o are configured for analog mode). 1: weak pullups disabled. 6 xbare crossbar enable. 0: crossbar disabled. 1: crossbar enabled. 5t1e t1 enable. 0: t1 unavailable at port pin. 1: t1 routed to port pin. 4t0e t0 enable. 0: t0 unavailable at port pin. 1: t0 routed to port pin. 3ecie pca0 external counter input enable. 0: eci unavailable at port pin. 1: eci routed to port pin. 2 unused unused. read = 0b; write = don?t care. 1:0 pca0me[1:0] pca module i/o enable bits. 00: all pca i/o unavailable at port pins. 01: cex0 routed to port pin. 10: cex0, cex1 routed to port pins. 11: cex0, cex1, cex2 routed to port pins.
rev. 1.0 119 c8051t630/1/2/3/4/5 a port mismatch event may be used to generate an interrupt or wake the device from a low power mode, such as idle or suspend. see the interrupts and power options chapte rs for more details on interrupt and wake-up sources. sfr address = 0xfe sfr address = 0xfd sfr definition 20.3. p0mask : port 0 mask register bit76543210 name p0mask[7:0] type r/w reset 00000000 bit name function 7:0 p0mask[7:0] port 0 mask value. selects p0 pins to be compared to the corresponding bits in p0mat. 0: p0.n pin logic value is ignored an d cannot cause a port mismatch event. 1: p0.n pin logic value is compared to p0mat.n. sfr definition 20.4. p0mat: port 0 match register bit76543210 name p0mat[7:0] type r/w reset 11111111 bit name function 7:0 p0mat[7:0] port 0 match value. match comparison value used on port 0 for bits in p0mask which are set to 1. 0: p0.n pin logic value is compared with logic low. 1: p0.n pin logic value is compared with logic high.
c8051t630/1/2/3/4/5 120 rev. 1.0 sfr address = 0xee sfr address = 0xed sfr definition 20.5. p1mask : port 1 mask register bit76543210 name p1mask[7:0] type r/w reset 00000000 bit name function 7:0 p1mask[7:0] port 1 mask value. selects p1 pins to be compared to the corresponding bits in p1mat. 0: p1.n pin logic value is ignored an d cannot cause a port mismatch event. 1: p1.n pin logic value is compared to p1mat.n. sfr definition 20.6. p1mat: port 1 match register bit76543210 name p1mat[7:0] type r/w reset 11111111 bit name function 7:0 p1mat[7:0] port 1 match value. match comparison value used on port 1 for bits in p1mask which are set to 1. 0: p1.n pin logic value is compared with logic low. 1: p1.n pin logic value is compared with logic high.
rev. 1.0 121 c8051t630/1/2/3/4/5 20.6. special function re gisters for accessing an d configuring port i/o all port i/o are accessed through corresponding specia l function registers (sfrs) that are both byte addressable and bit addressable. when writing to a port, the value writt en to the sfr is latched to main- tain the output data value at each pin. when reading, the logic levels of the port's input pins are returned regardless of the xbrn settings (i.e., even when the pi n is assigned to another signal by the crossbar, the port register can always read its corresponding port i/ o pin). the exception to this is the execution of the read-modify-write instructio ns that target a port latch register as the destination. the read-modify-write instructions when operating on a port sfr are the fo llowing: anl, orl, xrl, jb c, cpl, inc, dec, djnz and mov, clr or setb, when the destination is an indi vidual bit in a port sfr. for these instructions, the value of the latch register (not the pin) is read, modified, and written back to the sfr. each port has a corresponding pnskip register which allo ws its individual port pins to be assigned to dig- ital functions or skipped by the crossbar. all port pins used for analog functions, gpio, or dedicated digital functions such as the emif shou ld have their pnskip bit set to 1. the port input mode of the i/o pins is defined usi ng the port input mode registers (pnmdin). each port cell can be configured for analog or digital i/o. this selection is required even for the digital resources selected in the xbrn registers, and is not automatic. th e only exception to this is p2.4, which can only be used for digital i/o. the output driver characteristics of the i/o pins ar e defined using the port output mode registers (pnmd- out). each port output driver can be configured as either open drain or push- pull. this selection is required even for the digital resources selected in the xbrn registers, and is not automatic. the only exception to this is the smbus (sda, scl) pins, which are configured as open-drain regardless of the pnmdout settings. sfr address = 0x80; bit-addressable sfr definition 20.7. p0: port 0 bit76543210 name p0[7:0] type r/w reset 11111111 bit name description write read 7:0 p0[7:0] port 0 data. sets the port latch logic value or reads the port pin logic state in port cells con- figured for digital i/o. 0: set output latch to logic low. 1: set output latch to logic high. 0: p0.n port pin is logic low. 1: p0.n port pin is logic high.
c8051t630/1/2/3/4/5 122 rev. 1.0 sfr address = 0xf1 sfr address = 0xa4 sfr definition 20.8. p0md in: port 0 input mode bit76543210 name p0mdin[7:0] type r/w reset 11111111 bit name function 7:0 p0mdin[7:0] analog configuration bits for p0.7?p0.0 (respectively). port pins configured for analog mode ha ve their weak pullup, digital driver, and digital receiver disabled. 0: corresponding p0.n pin is configured for analog mode. 1: corresponding p0.n pin is not configured for analog mode. sfr definition 20.9. p0mdou t: port 0 output mode bit76543210 name p0mdout[7:0] type r/w reset 00000000 bit name function 7:0 p0mdout[7:0] output configuration bits for p0.7?p0.0 (respectively). these bits are ignored if the correspondi ng bit in register p0mdin is logic 0. 0: corresponding p0.n output is open-drain. 1: corresponding p0.n output is push-pull.
rev. 1.0 123 c8051t630/1/2/3/4/5 sfr address = 0xd4 sfr address = 0x90; bit-addressable sfr definition 20.10. p0skip: port 0 skip bit76543210 name p0skip[7:0] type r/w reset 00000000 bit name function 7:0 p0skip[7:0] port 0 crossbar skip enable bits. these bits select port 0 pins to be skip ped by the crossbar decoder. port pins used for analog, special functions or gpio should be skipped by the crossbar. 0: corresponding p0.n pin is not skipped by the crossbar. 1: corresponding p0.n pin is skipped by the crossbar. sfr definition 20.11. p1: port 1 bit76543210 name p1[7:0] type r/w reset 11111111 bit name description write read 7:0 p1[7:0] port 1 data. sets the port latch logic value or reads the port pin logic state in port cells con- figured for digital i/o. 0: set output latch to logic low. 1: set output latch to logic high. 0: p1.n port pin is logic low. 1: p1.n port pin is logic high.
c8051t630/1/2/3/4/5 124 rev. 1.0 sfr address = 0xf2 sfr address = 0xa5 sfr definition 20.12. p1 mdin: port 1 input mode bit76543210 name p1mdin[7:0] type r/w reset 11111111 bit name function 7:0 p1mdin[7:0] analog configuration bits for p1.7?p1.0 (respectively). port pins configured for analog mode ha ve their weak pullup, digital driver, and digital receiver disabled. 0: corresponding p1.n pin is configured for analog mode. 1: corresponding p1.n pin is not configured for analog mode. sfr definition 20.13. p1md out: port 1 output mode bit76543210 name p1mdout[7:0] type r/w reset 00000000 bit name function 7:0 p1mdout[7:0] output configuration bits for p1.7?p1.0 (respectively). these bits are ignored if the correspondi ng bit in register p1mdin is logic 0. 0: corresponding p1.n output is open-drain. 1: corresponding p1.n output is push-pull.
rev. 1.0 125 c8051t630/1/2/3/4/5 sfr address = 0xd5 sfr address = 0xa0; bit-addressable sfr definition 20.14. p1skip: port 1 skip bit76543210 name p1skip[6:0] type rr/w reset 00000000 bit name function 7 unused unused. read = 0b; write = don?t care. 6:0 p1skip[6:0] port 1 crossbar skip enable bits. these bits select port 1 pins to be skip ped by the crossbar decoder. port pins used for analog, special functions or gpio should be skipped by the crossbar. 0: corresponding p1.n pin is not skipped by the crossbar. 1: corresponding p1.n pin is skipped by the crossbar. sfr definition 20.15. p2: port 2 bit76543210 name p2[0] type rrrrrrrr/w reset 00000001 bit name description write read 7:1 unused unused. don?t care 000000b 0 p2[0] port 2 data. sets the port latch logic value or reads the port pin logic state in port cells con- figured for digital i/o. 0: set output latch to logic low. 1: set output latch to logic high. 0: p2.0 port pin is logic low. 1: p2.0 port pin is logic high.
c8051t630/1/2/3/4/5 126 rev. 1.0 sfr address = 0xa6 sfr definition 20.16. p2md out: port 2 output mode bit7654321 0 name p2mdout[0] type rrrrrrr r/w reset 0000000 0 bit name function 7:1 unused unused. read = 000000b; write = don?t care 0p2mdout[0] output configuration bits for p2.0. 0: p2.0 output is open-drain. 1: p2.0 output is push-pull.
rev. 1.0 127 c8051t630/1/2/3/4/5 21. smbus the smbus i/o interface is a two-wire, bi-directional serial bus. the smbus is compliant with the system management bus specification, version 1.1, and compatible with the i 2 c serial bus. reads and writes to the interface by the system contro ller are byte oriented with the smbu s interface autonom ously controlling the serial transfer of the data. data can be transferre d at up to 1/20th of the system clock as a master or slave (this can be faster than allowed by the smbus specification, depending on the system clock used). a method of extending the clock-low duration is ava ilable to accommodate devices with different speed capabilities on the same bus. the smbus interface may operate as a master and/or slave, and may function on a bus with multiple mas- ters. the smbus provides control of sda (serial data), scl (serial clock) generation and synchronization, arbitration logic, and start/stop control and genera tion. the smbus peripheral can be fully driven by software (i.e., software ac cepts/rejects slave addresses, and generat es acks), or hardware slave address recognition and automatic ack gener ation can be enabled to minimize software overhead. a block dia- gram of the smbus peripheral and the associated sfrs is shown in figure 21.1. figure 21.1. smbus block diagram data path control smbus control logic c r o s s b a r scl filter n sda control scl control interrupt request port i/o smb0cn s t a a c k r q a r b l o s t a c k s i t x m o d e m a s t e r s t o 01 00 10 11 t0 overflow t1 overflow tmr2h overflow tmr2l overflow smb0cf e n s m b i n h b u s y e x t h o l d s m b t o e s m b f t e s m b c s 1 s m b c s 0 0 1 2 3 4 5 6 7 smb0dat sda filter n smb0adr s l v 4 s l v 2 s l v 1 s l v 0 g c s l v 5 s l v 6 s l v 3 smb0adm s l v m 4 s l v m 2 s l v m 1 s l v m 0 e h a c k s l v m 5 s l v m 6 s l v m 3 arbitration scl synchronization hardware ack generation scl generation (master mode) sda control hardware slave address recognition irq generation
c8051t630/1/2/3/4/5 128 rev. 1.0 21.1. supporting documents it is assumed the reader is fam iliar with or has access to th e following supporting documents: 1. the i 2 c-bus and how to use it (including s pecifications), philips semiconductor. 2. the i 2 c-bus specification?version 2.0, philips semiconductor. 3. system management bus specification? version 1.1, sbs implementers forum. 21.2. smbus configuration figure 21.2 shows a typical smbus configuration. th e smbus specification allows any recessive voltage between 3.0 v and 5.0 v; different devices on the bus ma y operate at different voltage levels. the bi-direc- tional scl (serial clock) and sda (serial data) lines mu st be connected to a positive power supply voltage through a pullup resistor or similar circuit. every devi ce connected to the bus must have an open-drain or open-collector output for both the scl and sda lines, so that both are pulled high (recessive state) when the bus is free. the maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively. figure 21.2. typical smbus configuration 21.3. smbus operation two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (write), and data transfers from an addres sed slave transmitter to a master receiver (read). the master device initiates both types of data transfer s and provides the serial clock pulses on scl. the smbus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. if two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitr ation. note that it is not necessary to specify one device as the master in a system ; any device who transmits a star t and a slave address becomes the master for the duration of that transfer. a typical smbus transaction consists of a start cond ition followed by an address byte (bits7?1: 7-bit slave address; bit0: r/w direction bit), one or more bytes of data, and a stop condition. bytes that are received (by a master or slave) are acknowledg ed (ack) with a low sda during a high scl (see figure 21.3). if the receiving devi ce does not ack, the tr ansmitting device will read a nack (not acknowl- edge), which is a high sda during a high scl. the direction bit (r/w) occupies the least-significant bit position of the address byte. the direction bit is set to logic 1 to indicate a "read" operation and cleared to logic 0 to indicate a "write" operation. vdd = 5v master device slave device 1 slave device 2 vdd = 3v vdd = 5v vdd = 3v sda scl
rev. 1.0 129 c8051t630/1/2/3/4/5 all transactions are initiated by a master, with one or more addressed slave devices as the target. the master generates the start condition and then transmit s the slave address and dire ction bit. if the trans- action is a write operation from the master to the slave, the master tr ansmits the data a byte at a time waiting for an ack from the slave at the end of each byte. for read operations , the slave transmits the data waiting for an ack from the master at the end of each byte. at the end of the data transfer, the master generates a stop condition to term inate the transaction and free the bu s. figure 21.3 illustrates a typical smbus transaction. figure 21.3. smbus transaction 21.3.1. transmitter vs. receiver on the smbus communications interface, a device is the ?transmitter? when it is sending an address or data byte to another device on the bus. a device is a ?receiver? when an ad dress or data byte is being sent to it from another device on the bus. the transmitter controls the sda line during the address or data byte. after each byte of address or data information is sent by the transmitter, the receiver sends an ack or nack bit during the ack phase of the transfer, dur ing which time the receiver controls the sda line. 21.3.2. arbitration a master may start a transfer only if the bus is free. th e bus is free after a stop condition or after the scl and sda lines remain high for a specified time (see section ?21.3.5. scl high (smbus free) timeout? on page 130). in the event that two or more devices attempt to begin a transfer at the same time, an arbitra- tion scheme is employed to force one master to give up the bus. the master devices continue transmitting until one attempts a high while the other transmits a low. since the bus is open-drain, the bus will be pulled low. the master attempting th e high will detect a low sda and lo se the arbitration. the winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. this arbitration scheme is non-destru ctive: one device always wins, and no data is lost. 21.3.3. clock low extension smbus provides a clock synchronizati on mechanism, similar to i2c, wh ich allows devices with different speed capabilities to coexist on the bus. a clock-low extension is used du ring a transfer in order to allow slower slave devices to communica te with faster masters. the slave may temporarily hold the scl line low to extend the clock low period, effectively decreasing the serial clock frequency. 21.3.4. scl low timeout if the scl line is held low by a slave device on the bus , no further communication is possible. furthermore, the master cannot force the scl line high to correct th e error condition. to solve this problem, the smbus protocol specifies that devices participating in a tran sfer must detect any clock cy cle held low longer than 25 ms as a ?timeout? condition. devices that have detected the timeout conditi on must reset the communi- cation no later than 10 ms after detecting the timeout condition. sla6 sda sla5-0 r/w d7 d6-0 scl slave address + r/w data byte start ack nack stop
c8051t630/1/2/3/4/5 130 rev. 1.0 when the smbtoe bit in smb0cf is set, timer 3 is used to detect scl low timeouts. timer 3 is forced to reload when scl is high, and allowed to count when sc l is low. with timer 3 enabled and configured to overflow after 25 ms (and smbtoe set), the timer 3 interrupt service routine can be used to reset (disable and re-enable) the smbus in the event of an scl low timeout. 21.3.5. scl high (smbus free) timeout the smbus specification stipulates th at if the scl and sda lines remain high for more that 50 s, the bus is designated as free. when the sm bfte bit in smb0cf is set, the bu s will be considered free if scl and sda remain high for more than 10 smbus clock source periods (as defined by the timer configured for the smbus clock source). if the smbus is waiting to generate a master start, the start will be generated following this timeout. a clock source is required for free timeout detection, even in a slave-only implemen- tation. 21.4. using the smbus the smbus can operate in both master and slave modes. the interface provides timing and shifting con- trol for serial transfers; higher level protocol is dete rmined by user software. the smbus interface provides the following application-independent features: ? byte-wise serial data transfers ? clock signal generation on scl (master mode only) and sda data synchronization ? timeout/bus error recognition, as defined by the smb0cf configuration register ? start/stop timing, detection, and generation ? bus arbitration ? interrupt generation ? status information ? optional hardware recognition of slave address and automatic acknowledgement of address/data smbus interrupts are generated for each data byte or slave address that is transferred. when hardware acknowledgement is disabled, the point at which the interrupt is generated depends on whether the hard- ware is acting as a data transmitter or receiver. wh en a transmitter (i.e., sending address/data, receiving an ack), this interrupt is generated after the ack cycl e so that software may read the received ack value; when receiving data (i.e., receiving address/data, send ing an ack), this interrupt is generated before the ack cycle so that software may def ine the outgoing ack value. if har dware acknowledgement is enabled, these interrupts are always generated after the ack cycle. see section 21.5 for more details on transmis- sion sequences. interrupts are also generated to indicate the beginning of a transfer when a master (start generated), or the end of a transfer when a slave (stop detected) . software should read the smb0cn (smbus control register) to find the cause of the smbus interrupt. th e smb0cn register is described in section 21.4.2; table 21.5 provides a quick smb0cn decoding reference. 21.4.1. smbus conf iguration register the smbus configuration register (s mb0cf) is used to enable the smbus master and/or slave modes, select the smbus clock source, and select the smbus timing and timeout options . when the ensmb bit is set, the smbus is enabled for all master and slave events. slave events may be disabled by setting the inh bit. with slave events inhibited, the smbus in terface will still monitor the scl and sda pins; however, the interface will nack all received addresses and will not generate any slave inte rrupts. when the inh bit is set, all slave events will be inhibited following the ne xt start (interrupts will cont inue for the duration of the current transfer).
rev. 1.0 131 c8051t630/1/2/3/4/5 the smbcs1?0 bits select the smbus clock source, which is used only when operating as a master or when the free timeout detection is enabled. when op erating as a master, overflows from the selected source determine the absolute minimum scl low and high times as defined in equation 21.1. note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. for example, timer 1 overflows may generate the smbus and uart baud rates simultaneously. timer configuration is covered in section ?24. timers? on page 169. equation 21.1. minimum sc l high and low times the selected clock source should be configured to establish the minimum scl high and low times as per equation 21.1. when the interface is operating as a master (and scl is not driven or extended by any other devices on the bus), the typical smbus bit rate is approximated by equation 21.2. equation 21.2. typical smbus bit rate figure 21.4 shows the typical scl generation described by equation 21.2. notice that t high is typically twice as large as t low . the actual scl output may vary due to other devices on the bus (scl may be extended low by slower slave devices, or driven low by contending master devices). the bit rate when operating as a master will neve r exceed the limits defined by equation equation 21.1. figure 21.4. typical smbus scl generation setting the exthold bit extends the minimum setup and hold times for the sda line. the minimum sda setup time defines the absolute mini mum time that sda is stable before scl transitions from low-to-high. the minimum sda hold time defines the absolute minimum time that the current sda value remains stable table 21.1. smbus clo ck source selection smbcs1 smbcs0 smbus clock source 0 0 timer 0 overflow 0 1 timer 1 overflow 1 0 timer 2 high byte overflow 1 1 timer 2 low byte overflow t highmin t lowmin 1 f clocksourceoverflow ---------------- ------------------ ----------- - == bitrate f clocksourceoverflow 3 --------------- ----------------- ------------- - = scl timer source overflows scl high timeout t low t high
c8051t630/1/2/3/4/5 132 rev. 1.0 after scl transitions from high-to-low. exthold should be set so that the minimum setup and hold times meet the smbus specification requirements of 250 ns and 300 ns, respectively. table 21.2 shows the min- imum setup and hold times for the two exthold settings. setup and hold time extensions are typically necessary when sysclk is above 10 mhz. with the smbtoe bit set, timer 3 should be configured to overflow after 25 ms in order to detect scl low timeouts (see section ?21. 3.4. scl low timeout? on page 129). th e smbus interface will force timer 3 to reload while scl is high, and allow timer 3 to count wh en scl is low. the timer 3 interrupt service routine should be used to reset smbus communication by disabling and re-enabling the smbus. smbus free timeout detection can be enabled by setting the smbfte bit. when this bit is set, the bus will be considered free if sda and scl remain high for more than 10 smbus clock source periods (see figure 21.4). table 21.2. minimum sda setup and hold times exthold minimum sda setup time minimum sda hold time 0 t low ? 4 system clocks or 1 system clock + s/w delay * 3 system clocks 1 11 system clocks 12 system clocks note: setup time for ack bit transmissions and the msb of all data transfers. when using software acknowledgement, the s/w delay occurs between the time smb0dat or ack is written and when si is cleared. note that if si is cleared in the same write that defines the outgoing ack value, s/w delay is zero.
rev. 1.0 133 c8051t630/1/2/3/4/5 sfr address = 0xc1 sfr definition 21.1. smb0cf: smbus clock/configuration bit76543210 name ensmb inh busy exthold smbtoe smbfte smbcs[1:0] type r/w r/w r r/w r/w r/w r/w reset 00000000 bit name function 7ensmb smbus enable. this bit enables the smbus interface when set to 1. when enabled, the interface constantly monitors the sda and scl pins. 6inh smbus slave inhibit. when this bit is set to logic 1, the smbu s does not generate an interrupt when slave events occur. this effectively removes th e smbus slave from the bus. master mode interrupts are not affected. 5busy smbus busy indicator. this bit is set to logic 1 by hardware when a transfer is in progress. it is cleared to logic 0 when a stop or free-timeout is sensed. 4 exthold smbus setup and hold time extension enable. this bit controls the sda setup and hold times according to table 21.2. 0: sda extended setup and hold times disabled. 1: sda extended setup and hold times enabled. 3smbtoe smbus scl timeout detection enable. this bit enables scl low timeout detectio n. if set to logic 1, the smbus forces timer 3 to reload while scl is high and allows timer 3 to count when scl goes low. if timer 3 is configured to split mode, only t he high byte of the timer is held in reload while scl is high. timer 3 should be programmed to generate interrupts at 25 ms, and the timer 3 interrupt service routine should reset smbus communication. 2smbfte smbus free timeout detection enable. when this bit is set to logic 1, the bus will be considered free if scl and sda remain high for more than 10 sm bus clock source periods. 1:0 smbcs[1:0] smbus clock source selection. these two bits select the smbus clock sour ce, which is used to generate the smbus bit rate. the selected device should be configured according to equation 21.1. 00: timer 0 overflow 01: timer 1 overflow 10: timer 2 high byte overflow 11: timer 2 low byte overflow
c8051t630/1/2/3/4/5 134 rev. 1.0 21.4.2. smb0cn control register smb0cn is used to control the interface and to provid e status information (see sfr definition 21.2). the higher four bits of smb0cn (master, txmode, sta, and sto) form a status vector that can be used to jump to service routines. master indicates whether a device is the master or slave during the current transfer. txmode indicates whether the device is tr ansmitting or receiving data for the current byte. sta and sto indicate that a start and/or stop ha s been detected or generated since the last smbus interrupt. sta and sto are also used to generate start and stop conditions when operating as a mas- ter. writing a 1 to sta will cause the smbus interface to enter master mode and generate a start when the bus becomes free (sta is not cleared by hardwar e after the start is generated). writing a 1 to sto while in master mode will cause the interface to generate a stop and end the current transfer after the next ack cycle. if sto and sta are both set (while in master mode), a stop followed by a start will be generated. the arblost bit indicates that the interface has lost an arbitration. this may occur anytime the interface is transmitting (master or slave). a lost arbitration while operating as a slave indicates a bus error condi- tion. arblost is cleared by hardware each time si is cleared. the si bit (smbus interrupt flag) is set at the beginnin g and end of each transfer, after each byte frame, or when an arbitration is lost; see table 21.3 for more details. important note about the si bit: the smbus interface is stalled while si is set; thus scl is held low, and the bus is stalled until software clears si. 21.4.2.1. software ack generation when the ehack bit in register smb0 adm is cleared to 0, the firmware on the device must detect incom- ing slave addresses and ack or nack the slave addres s and incoming data bytes. as a receiver, writing the ack bit defines the outgoing ack value; as a tr ansmitter, reading the ack bit indicates the value received during the last ack cycle. ackrq is set each ti me a byte is received, indi cating that an outgoing ack value is needed. when ackrq is set, software should write the desired outgoing value to the ack bit before clearing si. a nack will be g enerated if software does not writ e the ack bit before clearing si. sda will reflect the defined ack value immediately following a write to the ack bit; however scl will remain low until si is cleared. if a received slave address is not acknow ledged, further slave events will be ignored until the next start is detected. 21.4.2.2. hardwa re ack generation when the ehack bit in register smb0adm is set to 1, automatic slave address recognition and ack gen- eration is enabled. more detail about automatic slave address recognition can be found in section 21.4.3. as a receiver, the value currently specified by the ac k bit will be automatically sent on the bus during the ack cycle of an incoming data byte. as a transmitter, reading the ack bit indicates the value received on the last ack cycle. the ackrq bit is not used when hardware ack generation is enabled. if a received slave address is nacked by hardware, further sl ave events will be ignored un til the next start is detected, and no interrupt will be generated. table 21.3 lists all sources for hardware changes to the smb0cn bits. refer to table 21.5 for smbus sta- tus decoding using the smb0cn register.
rev. 1.0 135 c8051t630/1/2/3/4/5 sfr address = 0xc0; bit-addressable sfr definition 21.2. sm b0cn: smbus control bit76543210 name master txmode sta sto ackrq arblost ack si type rrr/wr/wrrr/wr/w reset 00000000 bit name description read write 7 master smbus master/slave indicator. this read-only bit indicates when the smbus is operating as a master. 0: smbus operating in slave mode. 1: smbus operating in master mode. n/a 6txmode smbus transmit mode indicator. this read-only bit indicates when the smbus is operating as a transmitter. 0: smbus in receiver mode. 1: smbus in transmitter mode. n/a 5sta smbus start flag. 0: no start or repeated start detected. 1: start or repeated start detected. 0: no start generated. 1: when configured as a master, initiates a start or repeated start. 4sto smbus stop flag. 0: no stop condition detected. 1: stop condition detected (if in slave mode) or pend- ing (if in master mode). 0: no stop condition is transmitted. 1: when configured as a master, causes a stop condition to be transmit- ted after the next ack cycle. cleared by hardware. 3ackrq smbus acknowledge request. 0: no ack requested 1: ack requested n/a 2arblost smbus arbitration lost indicator. 0: no arbitration error. 1: arbitration lost n/a 1ack smbus acknowledge. 0: nack received. 1: ack received. 0: send nack 1: send ack 0si smbus interrupt flag. this bit is set by hardware under the conditions listed in table 15.3. si must be cleared by software. while si is set, scl is held low and the smbus is stalled. 0: no interrupt pending 1 : interrupt pending 0: clear interrupt, and initi- ate next state machine event. 1: force interrupt.
c8051t630/1/2/3/4/5 136 rev. 1.0 21.4.3. hardware slave address recognition the smbus hardware has the capability to automatically recognize incoming slav e addresses and send an ack without software intervention. automatic slave address recognition is enabled by setting the ehack bit in register smb0adm to 1. this will enable both automatic slave address recognition and automatic hardware ack generation for received bytes (as a mast er or slave). more detail on automatic hardware ack generation can be found in section 21.4.2.2. the registers used to define which address(es) ar e recognized by the hardware are the smbus slave address register (sfr definition 21.3) and the smbus slave address mask register (sfr definition 21.4). a single address or range of addresses (including the general call address 0x00) can be specified using these two registers. the most-significant seven bits of the two registers are used to define which addresses will be acked. a 1 in bit pos itions of the slave address mask slvm[6:0] enable a comparison between the received slave address and the hardware?s sl ave address slv[6:0] for those bits. a 0 in a bit table 21.3. sources for ha rdware changes to smb0cn bit set by hardware when: cleared by hardware when: master ? a start is generated. ? a stop is generated. ? arbitration is lost. txmode ? start is generated. ? smb0dat is written before the start of an smbus frame. ? a start is detected. ? arbitration is lost. ? smb0dat is not written before the start of an smbus frame. sta ? a start followed by an address byte is received. ? must be cleared by software. sto ? a stop is detected while addressed as a slave. ? arbitration is lost due to a detected stop. ? a pending stop is generated. ackrq ? a byte has been received and an ack response value is needed (only when hardware ack is not enabled). ? after each ack cycle. arblost ? a repeated start is detected as a master when sta is low (unwanted repeated start). ? scl is sensed low wh ile attempting to generate a stop or repeated start condition. ? sda is sensed low while transmitting a 1 (excluding ack bits). ? each time si is cleared. ack ? the incoming ack value is low ? (acknowledge). ? the incoming ack value is high (not acknowledge). si ? a start has been generated. ? lost arbitration. ? a byte has been transmitted and an ack/nack received. ? a byte has been received. ? a start or repeated start followed by a slave address + r/w has been received. ? a stop has been received. ? must be cleared by software.
rev. 1.0 137 c8051t630/1/2/3/4/5 of the slave address mask means that bit will be treated as a ?don?t care ? for comparison purposes. in this case, either a 1 or a 0 value are acceptable on the in coming slave address. additionally, if the gc bit in register smb0adr is set to 1, hardware will recogn ize the general ca ll address (0x00). table 21.4 shows some example parameter settings and the slave ad dresses that will be recogni zed by hardware under those conditions. sfr address = 0xd7 table 21.4. hardware address recognition examples (ehack = 1) hardware slave address slv[6:0] slave address mask slvm[6:0] gc bit slave addresses recognized by hardware 0x34 0x7f 0 0x34 0x34 0x7f 1 0x34, 0x00 (general call) 0x34 0x7e 0 0x34, 0x35 0x34 0x7e 1 0x34, 0x35, 0x00 (general call) 0x70 0x73 0 0x70, 0x74, 0x78, 0x7c sfr definition 21.3. smb0 adr: smbus slave address bit76543210 name slv[6:0] gc type r/w r/w reset 00000000 bit name function 7:1 slv[6:0] smbus hardware slave address. defines the smbus slave address(es) for automatic hardware acknowledgement. only address bits which have a 1 in the corresponding bit position in slvm[6:0] are checked against the incoming address. this allows multiple addresses to be recognized. 0gc general call address enable. when hardware address reco gnition is enabled (ehack = 1), this bit will deter- mine whether the general call address (0 x00) is also recognized by hardware. 0: general call ad dress is ignored. 1: general call address is recognized.
c8051t630/1/2/3/4/5 138 rev. 1.0 sfr address = 0xe7 sfr definition 21.4. smb0ad m: smbus slave address mask bit76543210 name slvm[6:0] ehack type r/w r/w reset 11111110 bit name function 7:1 slvm[6:0] smbus slave address mask. defines which bits of register smb0adr are compared with an incoming address byte, and which bits are ignored. any bit set to 1 in slvm[6:0] enables compari- sons with the corresponding bit in slv[6:0]. bits set to 0 are ignored (can be either 0 or 1 in the incoming address). 0ehack hardware acknowledge enable. enables hardware acknowledgement of slave address and received data bytes. 0: firmware must manually acknowledge all incoming address and data bytes. 1: automatic slave address recognition and hardware acknowledge is enabled.
rev. 1.0 139 c8051t630/1/2/3/4/5 21.4.4. data register the smbus data register smb0dat holds a byte of serial data to be transmitted or one that has just been received. software may safely read or write to the data register when the si flag is set. software should not attempt to access the smb0dat register when the smbus is enabled and the si flag is cleared to logic 0, as the interface may be in the process of shifting a byte of data into or out of the register. data in smb0dat is always shifted ou t msb first. after a byte has been received, the first bit of received data is located at the msb of smb0dat. while data is being shifted out, data on the bus is simultaneously being shifted in. smb0dat always contains the last data byte present on the bus. in the event of lost arbi- tration, the transition from master transmitter to slave receiver is made with the correct data or address in smb0dat. sfr address = 0xc2 sfr definition 21.5. smb0dat: smbus data bit76543210 name smb0dat[7:0] type r/w reset 00000000 bit name function 7:0 smb0dat[7:0] smbus data. the smb0dat register contains a byte of data to be transmitted on the smbus serial interface or a byte that has just b een received on the smbus serial interface. the cpu can read from or write to this regi ster whenever the si serial interrupt flag (smb0cn.0) is set to logic 1. the serial data in the register remains stable as long as the si flag is set. when the si flag is not set, the system may be in the process of shifting data in/out and the cpu shou ld not attempt to access this register.
c8051t630/1/2/3/4/5 140 rev. 1.0 21.5. smbus transfer modes the smbus interface may be configured to operate as master and/or slave. at any particular time, it will be operating in one of the following four modes: master transmitter, master receiver, slave transmitter, or slave receiver. the smbus interface enters master mo de any time a start is generated, and remains in master mode until it loses an arbitration or generates a stop. an smbus interrupt is generated at the end of all smbus byte frames. note that the position of the ack interrupt when operating as a receiver depends on whether hardware ack generation is enabled . as a receiver, the inte rrupt for an ack occurs before the ack with hardware ack generation disabled, and after the ack when hardware ack genera- tion is enabled. as a transmitter, interrupts occur after the ack, regardless of whether hardware ack gen- eration is enabled or not. 21.5.1. write se quence (master) during a write sequence, an smbus mast er writes data to a slave device. the master in this transfer will be a transmitter during the address byte, and a transmitter during all data bytes. the smbus interface gener- ates the start condition and transmits the first byte containing the address of the target slave and the data direction bit. in this case the data direction bi t (r/w) will be logic 0 (write). the master then trans- mits one or more bytes of serial data. after each byte is transmitted, an acknowledge bit is generated by the slave. the transfer is ended wh en the sto bit is set and a stop is generated. note that the interface will switch to master receiver mode if smb0dat is not written followin g a master transm itter interrupt. figure 21.5 shows a typical master write sequence. two transmit data bytes are shown, though any num- ber of bytes may be transmitted. notice that all of the ?data byte transferred? interrupts occur after the ack cycle in this mode, regardless of whether hardware ack generation is enabled. figure 21.5. typical m aster write sequence a a a s w p data byte data byte sla s = start p = stop a = ack w = write sla = slave address received by smbus interface transmitted by smbus interface interrupts with hardware ack disabled (ehack = 0) interrupts with hardware ack enabled (ehack = 1)
rev. 1.0 141 c8051t630/1/2/3/4/5 21.5.2. read sequence (master) during a read sequence, an smbus ma ster reads data from a slave devic e. the master in this transfer will be a transmitter during the address byte, and a receiv er during all data bytes. the smbus interface gener- ates the start condition and transmits the first byte containing the address of the target slave and the data direction bit. in this case the data direction bit (r/w) will be lo gic 1 (read). serial data is then received from the slave on sda while the smbus outputs the serial clock. the slave transmits one or more bytes of serial data. if hardware ack generation is disabled, the ackrq is set to 1 and an interrupt is generated after each received byte. software must writ e the ack bit at that time to ack or nack the received byte. with hardware ack generation enab led, the smbus hardware will autom atically generate the ack/nack, and then post the interrupt. it is important to note that the appropriate ack or nack value should be set up by the software prior to receiving the byte when hardware ack generation is enabled. writing a 1 to the ack bit generates an ack; writing a 0 generates a nack. software should write a 0 to the ack bit for the last data transfer, to transmit a nack. the interface exits master receiver mode after the sto bit is set and a stop is generated. the interface will switch to mast er transmitter mode if smb0dat is written while an active master receiver. figure 21.6 shows a typical master read sequence. two received data bytes are shown, though any number of bytes may be received. notice that the ?data byte transferred? interrupts occur at different places in the sequence, depending on whether hardware ack generation is enabled. the interrupt occurs before the ack with hardware ack generation disabled, and after the ack when hardware ack generation is enabled. figure 21.6. typical master read sequence data byte data byte a n a s r p sla s = start p = stop a = ack n = nack r = read sla = slave address received by smbus interface transmitted by smbus interface interrupts with hardware ack disabled (ehack = 0) interrupts with hardware ack enabled (ehack = 1)
c8051t630/1/2/3/4/5 142 rev. 1.0 21.5.3. write sequence (slave) during a write sequence, an smbus ma ster writes data to a slave device. the slave in this transfer will be a receiver during the address byte, and a receiver during all data bytes. when slave events are enabled (inh = 0), the interface enters slave receiver mode when a start followed by a slave address and direc- tion bit (write in this case) is received. if hardware ack generation is disabled, upon entering slave receiver mode, an interrupt is generated and the ac krq bit is set. the software must respond to the received slave address with an ack, or ignore the received slave address with a nack. if hardware ack generation is enabled, th e hardware will apply the ac k for a slave address which matches the criteria set up by smb0adr and smb0adm. the inte rrupt will occur after the ack cycle. if the received slave address is ignore d (by software or hardware), slav e interrupts will be in hibited until the next start is detected. if the received slave address is acknowledged, zero or more data bytes are received. if hardware ack generation is disabled, the ackrq is set to 1 and an interrupt is generated after each received byte. software must writ e the ack bit at that time to ack or nack the received byte. with hardware ack generation enab led, the smbus hardware will autom atically generate the ack/nack, and then post the interrupt. it is important to note that the appropriate ack or nack value should be set up by the software prior to receiving the byte when hardware ack generation is enabled. the interface exits slave re ceiver mode after receiving a stop. note that the interface will switch to slave transmitter mode if smb0da t is written while an active slave receiv er. figure 21.7 shows a typical slave write sequence. two received data bytes are shown, though any number of bytes may be received. notice that the ?data byte transferred? interrupts occur at different places in the sequence, depending on whether hardware ack generation is enabled. the interrupt occurs before the ack with hardware ack generation disabled, and after the ack when hardware ack generation is enabled. figure 21.7. typical slave write sequence p w sla s data byte data byte a a a s = start p = stop a = ack w = write sla = slave address received by smbus interface transmitted by smbus interface interrupts with hardware ack disabled (ehack = 0) interrupts with hardware ack enabled (ehack = 1)
rev. 1.0 143 c8051t630/1/2/3/4/5 21.5.4. read se quence (slave) during a read sequence, an smbus ma ster reads data from a slave device. the slave in this transfer will be a receiver during the address byte, and a transm itter during all data bytes. when slave events are enabled (inh = 0), the interface enters slave receiver mode (to receive the slave address) when a start followed by a slave address and direction bit (read in this case) is received. if hardware ack generation is disabled, upon entering slave receiver mode, an interrupt is generated and the ackrq bit is set. the software must respond to the received slave address with an ack, or ignore the received slave address with a nack. if hardware ack generat ion is enabled, the hardware will apply the ack for a slave address which matches the criteria set up by smb0adr and smb0adm. the interrupt will occur after the ack cycle. if the received slave address is ignore d (by software or hardware), slav e interrupts will be in hibited until the next start is detected. if the received slave address is acknowledged, zero or more data bytes are trans- mitted. if the received slave address is acknowledged, data should be written to smb0dat to be transmit- ted. the interface enters slave transmitter mode, and transmits one or more bytes of data. after each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ack, smb0dat should be written with the next data byte. if the acknowle dge bit is a nack, smb0dat should not be written to before si is cleared (an error condition may be gen erated if smb0dat is wr itten following a received nack while in slave transmitter mode ). the interface exits slave transmitter mode after receiving a stop. note that the interface will switch to slave receiver mode if smb0da t is not written following a slave transmitter interrupt. figure 21.8 shows a typical slave read sequence. two transmitted data bytes are shown, though any number of bytes may be transmitted. notice that all of the ?data byte transferred? inter- rupts occur after the ack cycle in this mode, regardless of whether hardware ack generation is enabled. figure 21.8. typical slave read sequence 21.6. smbus status decoding the current smbus status can be easily decoded usin g the smb0cn register. the appropriate actions to take in response to an smbus event depend on whether hardware slave address recognition and ack generation is enabled or disabled. table 21.5 descri bes the typical actions when hardware slave address recognition and ack generation is disabled. table 21.6 describes the typical actions when hardware slave address recognition and ack generation is enabled. in the tables, status vector refers to the four upper bits of smb0cn: master, tx mode, sta, and sto. the shown response options are only the typ- ical responses; application-specific procedures are allo wed as long as they conform to the smbus specifi- cation. highlighted responses are allowed by hardwar e but do not conform to the smbus specification. p r sla s data byte data byte a n a s = start p = stop n = nack r = read sla = slave address received by smbus interface transmitted by smbus interface interrupts with hardware ack disabled (ehack = 0) interrupts with hardware ack enabled (ehack = 1)
c8051t630/1/2/3/4/5 144 rev. 1.0 table 21.5. smbus status decoding with hardware ack generation disabled (ehack = 0) mode values read current smbus state typical response options values to write next status vector expected status vector ackrq arblost ack sta sto ack master transmitter 1110 0 0 x a master start was gener- ated. load slave address + r/w into smb0dat. 00x1100 1100 000 a master data or address byte was transmitted; nack received. set sta to restart transfer. 1 0 x 1110 abort transfer. 01x ? 001 a master data or address byte was transmitted; ack received. load next data byte into smb0dat. 00x1100 end transfer with stop. 0 1 x ? end transfer with stop and start another transfer. 11x ? send repeated start. 1 0 x 1110 switch to master receiver mode (clear si without writing new data to smb0dat). 0 0 x 1000 master receiver 1000 1 0 x a master data byte was received; ack requested. acknowledge received byte; read smb0dat. 0 0 1 1000 send nack to indi cate last byte, and send stop. 010 ? send nack to indi cate last byte, and send stop followed by start. 1101110 send ack followed by repeated start. 1011110 send nack to indi cate last byte, and send repeated start. 1001110 send ack and switch to master transmitter mode (write to smb0dat before clearing si). 0 0 1 1100 send nack and switch to mas- ter transmitter mode (write to smb0dat before clearing si). 0 0 0 1100
rev. 1.0 145 c8051t630/1/2/3/4/5 slave transmitter 0100 000 a slave byte was transmitted; nack received. no action required (expecting stop condition). 0 0 x 0001 001 a slave byte was transmitted; ack received. load smb0dat with next data byte to transmit. 0 0 x 0100 01x a slave byte was transmitted; error detected. no action required (expecting master to end transfer). 0 0 x 0001 0101 0 x x an illegal stop or bus error was detected while a slave transmission was in progress. clear sto. 00x ? slave receiver 0010 10x a slave address + r/w was received; ack requested. if write, ackno wledge received address 0 0 1 0000 if read, load smb0dat with data byte; ack received address 0 0 1 0100 nack received address. 0 0 0 ? 11x lost arbitration as master; slave address + r/w received; ack requested. if write, ackno wledge received address 0 0 1 0000 if read, load smb0dat with data byte; ack received address 0 0 1 0100 nack received address. 0 0 0 ? reschedule failed transfer; nack received address. 1001110 0001 00x a stop was detected while addressed as a slave trans- mitter or slave receiver. clear sto. 00x ? 11x lost arbitration while attempt- ing a stop. no action required (transfer complete/aborted). 000 ? 0000 1 0 x a slave byte was received; ack requested. acknowledge received byte; read smb0dat. 0 0 1 0000 nack received byte. 0 0 0 ? bus error condition 0010 0 1 x lost arbitration while attempt- ing a repeated start. abort failed transfer. 0 0 x ? reschedule failed transfer. 1 0 x 1110 0001 0 1 x lost arbitration due to a detected stop. abort failed transfer. 0 0 x ? reschedule failed transfer. 1 0 x 1110 0000 1 1 x lost arbitration while transmit- ting a data byte as master. abort failed transfer. 0 0 0 ? reschedule failed transfer. 1001110 table 21.5. smbus status decoding with hardware ack generation disabled (ehack = 0) (continued) mode values read current smbus state typical response options values to write next status vector expected status vector ackrq arblost ack sta sto ack
c8051t630/1/2/3/4/5 146 rev. 1.0 table 21.6. smbus status decoding wi th hardware ack generation enabled (ehack = 1) mode values read current smbus state typical response options values to write next status vector expected status vector ackrq arblost ack sta sto ack master transmitter 1110 0 0 x a master start was gener- ated. load slave address + r/w into smb0dat. 00x1100 1100 000 a master data or address byte was transmitted; nack received. set sta to restart transfer. 1 0 x 1110 abort transfer. 01x ? 001 a master data or address byte was transmitted; ack received. load next data byte into smb0dat. 00x1100 end transfer with stop. 0 1 x ? end transfer with stop and start another transfer. 11x ? send repeated start. 1 0 x 1110 switch to master receiver mode (clear si without writing new data to smb0dat). set ack for initial data byte. 0 0 1 1000 master receiver 1000 001 a master data byte was received; ack sent. set ack for next data byte; read smb0dat. 0 0 1 1000 set nack to indicate next data byte as the last data byte; read smb0dat. 0 0 0 1000 initiate repeated start. 1 0 0 1110 switch to master transmitter mode (write to smb0dat before clearing si). 0 0 x 1100 000 a master data byte was received; nack sent (last byte). read smb0dat; send stop. 0 1 0 ? read smb0dat; send stop followed by start. 1101110 initiate repeated start. 1 0 0 1110 switch to master transmitter mode (write to smb0dat before clearing si). 0 0 x 1100
rev. 1.0 147 c8051t630/1/2/3/4/5 slave transmitter 0100 000 a slave byte was transmitted; nack received. no action required (expecting stop condition). 0 0 x 0001 001 a slave byte was transmitted; ack received. load smb0dat with next data byte to transmit. 0 0 x 0100 01x a slave byte was transmitted; error detected. no action required (expecting master to end transfer). 0 0 x 0001 0101 0 x x an illegal stop or bus error was detected while a slave transmission was in progress. clear sto. 00x ? slave receiver 0010 00x a slave address + r/w was received; ack sent. if write, set ack for first data byte. 0 0 1 0000 if read, load smb0dat with data byte 0 0 x 0100 01x lost arbitration as master; slave address + r/w received; ack sent. if write, set ack for first data byte. 0 0 1 0000 if read, load smb0dat with data byte 0 0 x 0100 reschedule failed transfer 1 0 x 1110 0001 00x a stop was detected while addressed as a slave trans- mitter or slave receiver. clear sto. 00x ? 01x lost arbitration while attempt- ing a stop. no action required (transfer complete/aborted). 000 ? 0000 0 0 x a slave byte was received. set ack for next data byte; read smb0dat. 0 0 1 0000 set nack for next data byte; read smb0dat. 0 0 0 0000 bus error condition 0010 0 1 x lost arbitration while attempt- ing a repeated start. abort failed transfer. 0 0 x ? reschedule failed transfer. 1 0 x 1110 0001 0 1 x lost arbitration due to a detected stop. abort failed transfer. 0 0 x ? reschedule failed transfer. 1 0 x 1110 0000 0 1 x lost arbitration while transmit- ting a data byte as master. abort failed transfer. 0 0 x ? reschedule failed transfer. 10x1110 table 21.6. smbus status decoding wi th hardware ack generation enabled (ehack = 1) (continued) mode values read current smbus state typical response options values to write next status vector expected status vector ackrq arblost ack sta sto ack
c8051t630/1/2/3/4/5 148 rev. 1.0 22. uart0 uart0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 uart. enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in section ?22.1. enhanced baud rate generation? on page 149). received data buffering allows uart0 to start reception of a second incoming data byte be fore software has finished reading the previous data byte. uart0 has two associated sfrs: serial control regist er 0 (scon0) and serial data buffer 0 (sbuf0). the single sbuf0 location provides access to both transmit and receive registers. writes to sbuf0 always access the transmit register. reads of sbuf0 always access the buffered receive register; it is not possible to read data from the transmit register. with uart0 interrupts enabled, an interrupt is generated each time a transmit is completed (ti0 is set in scon0), or a data byte has been received (ri0 is set in scon0). the uart0 interrupt flags are not cleared by hardware when the cpu vectors to the interr upt service routine. they must be cleared manually by software, allowing software to determine the cause of the uart0 interrupt (transmit complete or receive complete). figure 22.1. uart0 block diagram uart baud rate generator ri scon ri ti rb8 tb8 ren mce smode tx control tx clock send sbuf (tx shift) start data write to sbuf crossbar tx shift zero detector tx irq set q d clr stop bit tb8 sfr bus serial port interrupt ti port i/o rx control start rx clock load sbuf shift 0x1ff rb8 rx irq input shift register (9 bits) load sbuf read sbuf sfr bus crossbar rx sbuf (rx latch)
rev. 1.0 149 c8051t630/1/2/3/4/5 22.1. enhanced ba ud rate generation the uart0 baud rate is generated by timer 1 in 8-bit auto-reload mode. the tx clock is generated by tl1; the rx clock is generated by a copy of tl1 (shown as rx timer in figure 22.2), which is not user- accessible. both tx and rx timer overflows are divid ed by two to generate the tx and rx baud rates. the rx timer runs when timer 1 is enabled, and uses the same reload value (th1). however, an rx timer reload is forced when a start condition is detected on the rx pin. this allows a receive to begin any time a start is detected, independent of the tx timer state. figure 22.2. uart0 baud rate logic timer 1 should be configured for mode 2, 8-bit aut o-reload (see section ?24.1.3. mode 2: 8-bit coun- ter/timer with auto-reload? on p age 173). the timer 1 reload value should be set so that overflows will occur at two times the desired uart baud rate frequenc y. note that timer 1 may be clocked by one of six sources: sysclk, sysclk/4, sysclk/12, sysclk/48, th e external oscillator cloc k/8, or an external input t1. for any given timer 1 clock source, the uart 0 baud rate is determined by equation 22.1-a and equation 22.1-b. equation 22.1. uart0 baud rate where t1 clk is the frequency of the clock supplied to timer 1, and t1h is the high byte of timer 1 (reload value). timer 1 clock frequency is selected as describe d in section ?24. timers? on page 169. a quick ref- erence for typical baud rates and system clock frequenci es is given in table 22.1 through table 22.2. the internal oscillator may st ill generate the system cloc k when the external oscilla tor is driving timer 1. rx timer start detected overflow overflow th1 tl1 tx clock 2 rx clock 2 timer 1 uart uartbaudrate 1 2 -- - t1_overflow_rate ? = t1_overflow_rate t1 clk 256 th1 ? ------------ ------------- - = a) b)
c8051t630/1/2/3/4/5 150 rev. 1.0 22.2. operational modes uart0 provides standard asynchronous, full duplex communication. the uart mode (8-bit or 9-bit) is selected by the s0mode bit (scon0.7). typical uart connection options are shown in figure 22.3. figure 22.3. uart interconnect diagram 22.2.1. 8-bit uart 8-bit uart mode uses a total of 10 bits per data byte: one start bit, eight data bits (lsb first), and one stop bit. data are transmitted lsb first from the tx0 pin a nd received at the rx0 pin. on receive, the eight data bits are stored in sbuf0 and the stop bit goes into rb80 (scon0.2). data transmission begins wh en software writes a data byte to th e sbuf0 register. the ti0 transmit inter- rupt flag (scon0.1) is set at the end of the transmi ssion (the beginning of the st op-bit time). data recep- tion can begin any time after the ren0 receive enable bi t (scon0.4) is set to logic 1. after the stop bit is received, the data byte w ill be loaded into the sbuf0 re ceive register if the follo wing conditions are met: ri0 must be logic 0, and if mce0 is logic 1, the stop bit must be logic 1. in the event of a receive data over- run, the first received 8 bits are la tched into the sbuf0 receive register and the following overrun data bits are lost. if these conditions are met, the eight bits of data is stor ed in sbuf0, the stop bit is stored in rb80 and the ri0 flag is set. if these conditio ns are not met, sbuf0 and rb80 will no t be loaded and the ri0 flag will not be set. an interrupt will occur if enabled when ei ther ti0 or ri0 is set. figure 22.4. 8-bit u art timing diagram or rs-232 c8051xxxx rs-232 level xltr tx rx c8051xxxx rx tx mcu rx tx d1 d0 d2 d3 d4 d5 d6 d7 start bit mark stop bit bit times bit sampling space
rev. 1.0 151 c8051t630/1/2/3/4/5 22.2.2. 9-bit uart 9-bit uart mode uses a total of eleven bits per data byte: a start bit, 8 data bits (lsb first), a programma- ble ninth data bit, and a stop bit. the state of the nint h transmit data bit is determ ined by the value in tb80 (scon0.3), which is assigned by user software. it can be assigned the value of the parity flag (bit p in reg- ister psw) for error detection, or used in multiprocessor communications. on receive, the ninth data bit goes into rb80 (scon0.2) and the stop bit is ignored. data transmission begins when an instruction writes a data byte to the sbuf0 register. the ti0 transmit interrupt flag (scon0.1) is set at the end of the tran smission (the beginning of the stop-bit time). data reception can begin any time after the ren0 receive enab le bit (scon0.4) is set to 1. after the stop bit is received, the data byte w ill be loaded into the sbuf0 re ceive register if the follo wing conditions are met: (1) ri0 must be logic 0, and (2) if mce0 is logic 1, the 9th bit must be logic 1 (when mce0 is logic 0, the state of the ninth data bit is unimportant). if these cond itions are met, the eight bits of data are stored in sbuf0, the ninth bit is stored in rb80, and the ri0 flag is set to 1. if the above conditions are not met, sbuf0 and rb80 will not be loaded and the ri0 flag will not be set to 1. a uart 0 interrupt will occur if enabled when either ti0 or ri0 is set to 1. figure 22.5. 9-bit u art timing diagram d1 d0 d2 d3 d4 d5 d6 d7 start bit mark stop bit bit times bit sampling space d8
c8051t630/1/2/3/4/5 152 rev. 1.0 22.3. multiprocessor communications 9-bit uart mode supports multiprocessor communication between a master processor and one or more slave processors by special use of t he ninth data bit. when a master processor wants to transmit to one or more slaves, it first sends an address byte to select th e target(s). an address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0. setting the mce0 bit (scon0.5) of a slave processor co nfigures its uart such that when a stop bit is received, the uart will generat e an interrupt only if the ninth bit is logic 1 (rb80 = 1) signifying an address byte has been received. in the ua rt interrupt handler, software will compare the received address with the slave's own assigned 8-bit addre ss. if the addresses match, the slav e will clear its mce0 bit to enable interrupts on the reception of the following data byte (s). slaves that weren't addressed leave their mce0 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. once the entire message is rece ived, the addressed slave resets its mce0 bit to ignore all transmis- sions until it receives the next address byte. multiple addresses can be assigned to a single sl ave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. the master processor can be configured to receive all transmissi ons or a protocol can be implemented such that the master/slave role is tem porarily reversed to enable half-duplex transmission between the original master and slave(s). figure 22.6. uart multi-processor mode interconnect diagram master device slave device tx rx rx tx slave device rx tx slave device rx tx v+
rev. 1.0 153 c8051t630/1/2/3/4/5 sfr address = 0x98; bit-addressable sfr definition 22.1. scon0: serial port 0 control bit76543210 name s0mode mce0 ren0 tb80 rb80 ti0 ri0 type r/w r r/w r/w r/w r/w r/w r/w reset 01000000 bit name function 7s0mode serial port 0 operation mode. selects the uart0 operation mode. 0: 8-bit uart with variable baud rate. 1: 9-bit uart with variable baud rate. 6 unused unused. read = 1b, write = don?t care. 5mce0 multiprocessor comm unication enable. the function of this bit is dependent on the serial port 0 operation mode: mode 0: checks for valid stop bit. 0: logic level of stop bit is ignored. 1: ri0 will only be activated if stop bit is logic level 1. mode 1: multiprocessor communications enable. 0: logic level of ninth bit is ignored. 1: ri0 is set and an interrupt is genera ted only when the ninth bit is logic 1. 4ren0 receive enable. 0: uart0 reception disabled. 1: uart0 reception enabled. 3tb80 ninth transmission bit. the logic level of this bit will be sent as the ninth transmission bi t in 9-bit uart mode (mode 1). unused in 8-bit mode (mode 0). 2rb80 ninth receive bit. rb80 is assigned the value of the stop bit in mode 0; it is assigned the value of the 9th data bit in mode 1. 1ti0 transmit interrupt flag. set by hardware when a byte of data has been transmitted by uart0 (after the 8th bit in 8-bit uart mode, or at the beginning of the stop bit in 9-bit uart mode). when the uart0 interrupt is enabled, setting this bit causes the cpu to vector to the uart0 interrupt service routine. this bit must be cleared manually by software. 0ri0 receive interrupt flag. set to 1 by hardware when a byte of data has been received by uart0 (set at the stop bit sampling time). when the uart0 in terrupt is enabled, setting this bit to 1 causes the cpu to vector to the uart0 in terrupt service routine. this bit must be cleared manually by software.
c8051t630/1/2/3/4/5 154 rev. 1.0 sfr address = 0x99 sfr definition 22.2. sbuf0: seri al (uart0) port data buffer bit76543210 name sbuf0[7:0] type r/w reset 00000000 bit name function 7:0 sbuf0[7:0] serial data buffer bits 7?0 (msb?lsb). this sfr accesses two registers; a transmit shift register and a receive latch register. when data is written to sbuf0, it goes to the transmit shift register and is held for serial transmission. writing a byte to sbuf0 initiates the transmission. a read of sbuf0 returns the contents of the receive latch.
rev. 1.0 155 c8051t630/1/2/3/4/5 table 22.1. timer settings for standard baud rates using the internal 24.5 mhz oscillator frequency: 24.5 mhz target baud rate (bps) baud rate % error oscillator divide factor timer clock source sca1?sca0 (pre-scale select) 1 t1m 1 timer 1 reload value (hex) sysclk from internal osc. 230400 ?0.32% 106 sysclk xx 2 1 0xcb 115200 ?0.32% 212 sysclk xx 1 0x96 57600 0.15% 426 sysclk xx 1 0x2b 28800 ?0.32% 848 sysclk/4 01 0 0x96 14400 0.15% 1704 sysclk/12 00 0 0xb9 9600 ?0.32% 2544 sysclk/12 00 0 0x96 2400 ?0.32% 10176 sysclk/48 10 0 0x96 1200 0.15% 20448 sysclk/48 10 0 0x2b notes: 1. sca1 ? sca0 and t1m bit definitions can be found in section 24.1 . 2. x = don?t care. table 22.2. timer settings for standard baud rates using an external 22 .1184 mhz oscillator frequency: 22.1184 mhz target baud rate (bps) baud rate % error oscillator divide factor timer clock source sca1?sca0 (pre-scale select) 1 t1m 1 timer 1 reload value (hex) sysclk from external osc. 230400 0.00% 96 sysclk xx 2 10xd0 115200 0.00% 192 sysclk xx 1 0xa0 57600 0.00% 384 sysclk xx 1 0x40 28800 0.00% 768 sysclk / 12 00 0 0xe0 14400 0.00% 1536 sysclk / 12 00 0 0xc0 9600 0.00% 2304 sysclk / 12 00 0 0xa0 2400 0.00% 9216 sysclk / 48 10 0 0xa0 1200 0.00% 18432 sysc lk / 48 10 0 0x40 sysclk from internal osc. 230400 0.00% 96 extclk / 8 11 0 0xfa 115200 0.00% 192 extclk / 8 11 0 0xf4 57600 0.00% 384 extclk / 8 11 0 0xe8 28800 0.00% 768 extclk / 8 11 0 0xd0 14400 0.00% 1536 extclk / 8 11 0 0xa0 9600 0.00% 2304 extclk / 8 11 0 0x70 notes: 1. sca1 ? sca0 and t1m bit definitions can be found in section 24.1 . 2. x = don?t care.
c8051t630/1/2/3/4/5 156 rev. 1.0 23. enhanced serial pe ripheral interface (spi0) the enhanced serial peripheral interface (spi0) prov ides access to a flexible, full-duplex synchronous serial bus. spi0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports mul- tiple masters and slaves on a single spi bus. the slave-select (nss) signal can be configured as an input to select spi0 in slave mode, or to disable master mode operation in a multi-master environment, avoiding contention on the spi bus when more than one master attempts simultaneous data transfers. nss can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. additional gen- eral purpose port i/o pins can be used to se lect multiple slave dev ices in master mode. figure 23.1. spi block diagram sfr bus data path control sfr bus write spi0dat receive data buffer spi0dat 0 1 2 3 4 5 6 7 shift register spi control logic spi0ckr scr7 scr6 scr5 scr4 scr3 scr2 scr1 scr0 spi0cfg spi0cn pin interface control pin control logic c r o s s b a r port i/o read spi0dat spi irq tx data rx data sck mosi miso nss transmit data buffer clock divide logic sysclk ckpha ckpol slvsel nssmd1 nssmd0 spibsy msten nssin srmt rxbmt spif wcol modf rxovrn txbmt spien
rev. 1.0 157 c8051t630/1/2/3/4/5 23.1. signal descriptions the four signals used by spi0 (mosi, miso, sck, nss) are described below. 23.1.1. master out, slave in (mosi) the master-out, slave-in (mosi) signal is an output fr om a master device and an input to slave devices. it is used to serially transfer data from the master to th e slave. this signal is an output when spi0 is operat- ing as a master and an input when spi0 is operating as a slave. data is transferred most-significant bit first. when configured as a master, mosi is driven by the msb of the shift register in both 3- and 4-wire mode. 23.1.2. master in, slave out (miso) the master-in, slave-out (miso) signal is an output from a slave device and an input to the master device. it is used to serially transfer data from the slave to the master. this signal is an input when spi0 is operat- ing as a master and an output when spi0 is operating as a slave. data is transferred most-significant bit first. the miso pin is placed in a high-impedance stat e when the spi module is disabled and when the spi operates in 4-wire mode as a slave that is not select ed. when acting as a slave in 3-wire mode, miso is always driven by the msb of the shift register. 23.1.3. serial clock (sck) the serial clock (sck) signal is an output from the mast er device and an input to slave devices. it is used to synchronize the transfer of data between the mast er and slave on the mosi and miso lines. spi0 gen- erates this signal when operating as a master. the sck signal is ignored by a spi slave when the slave is not selected (nss = 1) in 4-wire slave mode. 23.1.4. slave select (nss) the function of the slave-select (nss) signal is dependent on the setting of the nssmd1 and nssmd0 bits in the spi0cn register. there are three possib le modes that can be selected with these bits: 1. nssmd[1:0] = 00: 3-wire master or 3-wire slave mode: spi0 operates in 3-wire mode, and nss is disabled. when operating as a slave device, spi0 is always selected in 3-wire mode. since no select signal is present, spi0 must be the only slave on th e bus in 3-wire mode. this is intended for point-to- point communication between a master and one slave. 2. nssmd[1:0] = 01: 4-wire slave or multi-master mode: spi0 operates in 4-wire mode, and nss is enabled as an input. when operating as a slave, nss selects the spi0 device. when operating as a master, a 1-to-0 transition of the nss signal disabl es the master function of spi0 so that multiple master devices can be used on the same spi bus. 3. nssmd[1:0] = 1x: 4-wire master mode: spi0 oper ates in 4-wire mode, and nss is enabled as an output. the setting of nssmd0 dete rmines what logic level the nss pin will output. this configuration should only be used when operating spi0 as a master device. see figure 23.2, figure 23.3, and figure 23.4 for typi cal connection diagrams of the various operational modes. note that the setting of nssmd bits affects the pinout of the device. when in 3-wire master or 3-wire slave mode, the nss pin will not be mapped by the crossbar. in all other modes, the nss signal will be mapped to a pin on the device. see section ?20. port input/output? on page 109 for general purpose port i/o and crossbar information.
c8051t630/1/2/3/4/5 158 rev. 1.0 23.2. spi0 master mode operation a spi master device initiates all data transfers on a spi bus. spi0 is placed in master mode by setting the master enable flag (msten, spi0cn.6). writing a byte of data to the spi0 data register (spi0dat) when in master mode writes to the transmit buffer. if the spi shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. the spi0 master immediately shifts out the data serially on the mosi line while provid ing the serial clock on sck. the spi f (spi0cn.7) flag is set to logic 1 at the end of the transfer. if interrupts are enabl ed, an interrupt request is generated when the spif flag is set. while the spi0 master transf ers data to a slave on the mosi line, the addressed spi slave device simultaneously transfers the contents of its shift register to the spi master on the miso line in a full-duplex operation. therefore, the spif flag serves as both a transmit-complete and receive-data-ready flag. the data byte received from the slave is transferred msb-fi rst into the master's shift register. when a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading spi0dat. when configured as a master, spi0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode, and 4-wire single-master mode. the default, multi-master mode is active when nssmd1 (spi0cn.3) = 0 and nssmd0 (spi0cn.2) = 1. in this mode, nss is an input to the device, and is used to disable the master spi0 when another mast er is accessing the bus. when nss is pulled low in this mode, msten (spi0cn.6) and spien (spi0cn.0) ar e set to 0 to disable the spi master device, and a mode fault is generate d (modf, spi0cn.5 = 1). mode fault will gen erate an inte rrupt if e nabled. spi0 must be manually re-enabled in soft ware under these circumstances. in multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. in multi-mas- ter mode, slave devices can be addressed individua lly (if needed) using general-purpose i/o pins. figure 23.2 shows a connection diagram between two master devices in multiple-mas ter mode. 3-wire single-master mode is active when nssmd1 (s pi0cn.3) = 0 and nssmd0 ( spi0cn.2) = 0. in this mode, nss is not used, and is not mapped to an exte rnal port pin through the crossbar. any slave devices that must be addressed in this mode should be selected using general-purpose i/o pins. figure 23.3 shows a connection diagram between a master dev ice in 3-wire master mode and a slave device. 4-wire single-master mode is active wh en nssmd1 (spi0cn.3) = 1. in this mode, nss is configured as an output pin, and can be used as a sl ave-select signal for a single spi dev ice. in this mode, the output value of nss is controlled (in software) with the bit nssm d0 (spi0cn.2). additional slave devices can be addressed using general-purpose i/o pins. figure 23.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices. figure 23.2. multiple-master mode connect ion diagram master device 2 master device 1 mosi miso sck miso mosi sck nss gpio nss gpio
rev. 1.0 159 c8051t630/1/2/3/4/5 figure 23.3. 3-wire singl e master and 3-wire singl e slave mode connection diagram figure 23.4. 4-wire singl e master mode and 4-wire slave mode connection diagram 23.3. spi0 slave mode operation when spi0 is enabled and not confi gured as a master, it will operate as a spi slave. as a slave, bytes are shifted in through the mosi pin a nd out through the miso pin by a ma ster device controlling the sck sig- nal. a bit counter in the spi0 logic counts sck edges . when 8 bits have been shifted through the shift reg- ister, the spif flag is set to logic 1, and the byte is copied into the receive buffer. data is read from the receive buffer by reading spi0dat. a slave device cannot initiate transfers. data to be transferred to the master device is pre-loaded into the shift register by writing to spi0dat. writes to spi0dat are double- buffered, and are placed in the transmit buffer first. if the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. when the sh ift register already contains data, the spi will load the shift register wi th the transmit buffer?s contents af ter the last sck edg e of the next (or current) spi transfer. when configured as a slave, spi0 can be configured for 4-wire or 3-wire operation. the default, 4-wire slave mode, is active when nssmd1 (spi0cn.3) = 0 and nssmd0 (spi0cn.2) = 1. in 4-wire mode, the nss signal is routed to a port pin and configured as a digital input. spi0 is enabl ed when nss is logic 0, and disabled when nss is logic 1. the bit counter is reset on a falling edge of n ss. note that the nss sig- nal must be driven low at least 2 system clocks before the first active edge of sck for each byte transfer. figure 23.4 shows a connection diagram between tw o slave devices in 4-wire slave mode and a master device. slave device master device mosi miso sck miso mosi sck slave device master device mosi miso sck miso mosi sck nss nss gpio slave device mosi miso sck nss
c8051t630/1/2/3/4/5 160 rev. 1.0 3-wire slave mode is active when nssmd1 (spi0cn. 3) = 0 and nssmd0 (spi0cn.2) = 0. nss is not used in this mode, and is not mapped to an external port pin through the crossbar. since there is no way of uniquely addressing the device in 3-wire slave mode , spi0 must be the only slav e device present on the bus. it is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. th e bit counter can only be reset by disabling and re- enabling spi0 with the spien bit. figure 23.3 shows a connection diagram between a slave device in 3- wire slave mode and a master device. 23.4. spi0 interrupt sources when spi0 interrupts are e nabled, the following four flags will gener ate an interrupt when they are set to logic 1: all of the following bits must be cleared by software. ? the spi interrupt flag, spif (spi0cn.7) is set to logic 1 at the end of each byte transfer. this flag can occur in all spi0 modes. ? the write collision flag, wcol (spi0cn.6) is set to logic 1 if a write to spi0dat is attempted when the transmit buffer has not been emptied to the spi shift register. when this occurs, the write to spi0dat will be ignored, and the tr ansmit buffer will not be writte n.this flag can occur in all spi0 modes. ? the mode fault flag modf (spi0cn.5) is set to logi c 1 when spi0 is configured as a master, and for multi-master mode and the nss pin is pulled low. when a mode fault occurs, the msten and spien bits in spi0cn are set to logic 0 to disable spi0 an d allow another master device to access the bus. ? the receive overrun flag rxovrn (spi0cn.4) is se t to logic 1 when configured as a slave, and a transfer is completed and the rece ive buffer still holds an unread byte from a prev ious transfer. the new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. the data byte which caused the overrun is lost. 23.5. serial clock phase and polarity four combinations of serial clock phase and polarity can be selected using the clock control bits in the spi0 configuration register (spi0c fg). the ckpha bit ( spi0cfg.5) selects one of two clock phases (edge used to latch the data). the ckpol bit (spi0cfg.4) selects between an active-high or active-low clock. both master and slave devices must be config ured to use the same clock phase and polarity. spi0 should be disabled (by clearing the spien bit, spi0 cn.0) when changing the clock phase or polarity. the clock and data line relationships for master mode are shown in figure 23.5. for slave mode, the clock and data relationships are shown in figure 23.6 and figure 23.7. note that ckpha should be set to 0 on both the master and slave spi when communicat ing between two silicon labs c8051 devices. the spi0 clock rate register (spi0c kr) as shown in sfr definition 23.3 controls the master mode serial clock frequency. this register is ignored when operating in slave mode. when the spi is configured as a master, the maximum data transfer rate (bits/sec) is one-half the s ystem clock frequency or 12.5 mhz, whichever is slower. when the spi is configured as a sl ave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency , provided that the master issues sck, nss (in 4- wire slave mode), and the serial input data synchrono usly with the slave?s system clock. if the master issues sck, nss, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. in the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the spi slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. this is provided that the master i ssues sck, nss, and the serial inpu t data synchronously with the slave?s system clock.
rev. 1.0 161 c8051t630/1/2/3/4/5 figure 23.5. master mode data/clock timing figure 23.6. slave mode data /clock timing (ckpha = 0) sck (ckpol=0, ckpha=0) sck (ckpol=0, ckpha=1) sck (ckpol=1, ckpha=0) sck (ckpol=1, ckpha=1) msb bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 miso/mosi nss (must remain high in multi-master mode) msb bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 miso nss (4-wire mode) msb bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 mosi sck (ckpol=0, ckpha=0) sck (ckpol=1, ckpha=0)
c8051t630/1/2/3/4/5 162 rev. 1.0 figure 23.7. slave mode data /clock timing (ckpha = 1) 23.6. spi special function registers spi0 is accessed and controlled through four special function registers in the system controller: spi0cn control register, spi0dat data re gister, spi0cfg configuration register, and spi0ckr clock rate register. the four special function registers related to the operation of the spi0 bus are described in the following figures. sck (ckpol=0, ckpha=1) sck (ckpol=1, ckpha=1) msb bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 miso nss (4-wire mode) msb bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 mosi
rev. 1.0 163 c8051t630/1/2/3/4/5 sfr address = 0xa1 sfr definition 23.1. spi0c fg: spi0 configuration bit7654321 0 name spibsy msten ckpha ckpol slvsel nssin srmt rxbmt type r r/w r/w r/w r r r r reset 0000011 1 bit name function 7 spibsy spi busy. this bit is set to logic 1 when a spi transf er is in progress (master or slave mode). 6 msten master mode enable. 0: disable master mode. operate in slave mode. 1: enable master mode. operate as a master. 5 ckpha spi0 clock phase. 0: data centered on first edge of sck period. * 1: data centered on second edge of sck period. * 4ckpol spi0 clock polarity. 0: sck line low in idle state. 1: sck line high in idle state. 3 slvsel slave selected flag. this bit is set to logic 1 whenever the nss pin is low indicating spi0 is the selected slave. it is cleared to logic 0 when nss is high (slave not sele cted). this bit does not indicate the instantaneous value at th e nss pin, but rather a de-glitched ver- sion of the pin input. 2 nssin nss instantaneous pin input. this bit mimics the instantaneous value that is present on the nss port pin at the time that the register is read. this input is not de-glitched. 1srmt shift register empty (valid in slave mode only). this bit will be set to logic 1 when all data has been tran sferred in/out of the shift register, and there is no new information avai lable to read from the transmit buffer or write to the receive buffer . it returns to logic 0 when a data byte is transferred to the shift register from the transmit buffer or by a transition on sck. srmt = 1 when in master mode. 0 rxbmt receive buffer empty (valid in slave mode only). this bit will be set to logic 1 when the re ceive buffer has been read and contains no new information. if there is new informatio n available in the receive buffer that has not been read, this bit will return to logic 0. rxbmt = 1 when in master mode. note: in slave mode, data on mosi is sampled in the center of each data bit. in master mode, data on miso is sampled one sysclk before the end of each data bit, to provide maximum settling time for the slave device. see table 23.1 for timing parameters.
c8051t630/1/2/3/4/5 164 rev. 1.0 sfr address = 0xf8; bit-addressable sfr definition 23.2. spi0cn: spi0 control bit7654321 0 name spif wcol modf rxovrn nssmd[1:0] txbmt spien type r/w r/w r/w r/w r/w r r/w reset 0000011 0 bit name function 7 spif spi0 interrupt flag. this bit is set to logic 1 by hardware at the end of a data transfer. if spi interrupts are enabled, an inte rrupt will be gene rated. this bit is not automatically cleared by hardware, and must be cleared by software. 6wcol write collision flag. this bit is set to logic 1 if a write to spi0dat is attempted when txbmt is 0. when this occurs, the write to spi0dat will be i gnored, and th e transmit buffer will not be written. if spi interrupts are enabled, an in terrupt will be generated. this bit is not automatically cleared by hardware, and must be cleared by software. 5modf mode fault flag. this bit is set to logic 1 by hardware w hen a master mode co llision is detected (nss is low, msten = 1, and nssmd[1:0] = 01). if spi interrupts are enabled, an interrupt will be generat ed. this bit is not automatica lly cleared by hardware, and must be cleared by software. 4 rxovrn receive overrun flag (valid in slave mode only). this bit is set to logic 1 by hardware w hen the receive buffer still holds unread data from a previous transfer and the last bit of the current transfer is shifted into the spi0 shift register. if spi inte rrupts are enabled, an interr upt will be generated. this bit is not automatically cleared by hardware, and must be cleared by software. 3:2 nssmd[1:0] slave select mode. selects between the following nss operation modes: (see section 23.2 and section 23.3). 00: 3-wire slave or 3-wire master mode. nss signal is not routed to a port pin. 01: 4-wire slave or multi-master mode (d efault). nss is an input to the device. 1x: 4-wire single-master mode. nss sign al is mapped as an output from the device and will assume the value of nssmd0. 1 txbmt transmit buffer empty. this bit will be set to logic 0 when new da ta has been written to the transmit buffer. when data in the transmit buff er is transferred to the spi shift register, this bit will be set to logic 1, indicating that it is safe to write a new byte to the transmit buffer. 0 spien spi0 enable. 0: spi disabled. 1: spi enabled.
rev. 1.0 165 c8051t630/1/2/3/4/5 sfr address = 0xa2 sfr address = 0xa3 sfr definition 23.3. spi 0ckr: spi0 clock rate bit7654321 0 name scr[7:0] type r/w reset 0000000 0 bit name function 7:0 scr[7:0] spi0 clock rate. these bits determine the frequency of the sck output when the spi0 module is configured for master mode operation. the sck clock frequency is a divided ver- sion of the system clock, and is given in the following equation, where sysclk is the system clock frequency and spi0ckr is the 8-bit value held in the spi0ckr register. for 0 <= spi0ckr <= 255 example: if sysclk = 2 mhz and spi0ckr = 0x04, sfr definition 23.4. spi0dat: spi0 data bit7654321 0 name spi0dat[7:0] type r/w reset 0000000 0 bit name function 7:0 spi0dat[7:0] spi0 transmit and receive data. the spi0dat register is used to transmit and receive spi0 data. writing data to spi0dat places the data into the transmi t buffer and initiates a transfer when in master mode. a read of spi0dat returns the contents of the receive buffer. f sck sysclk 2 spi0ckr[7:0] 1 + ?? ? ------------------- ---------------------- ----------------- - = f sck 2000000 241 + ?? ? --------------- ----------- = f sck 200 khz =
c8051t630/1/2/3/4/5 166 rev. 1.0 figure 23.8. spi master timing (ckpha = 0) figure 23.9. spi master timing (ckpha = 1) sck* t mckh t mckl mosi t mis miso * sck is shown for ckpol = 0. sck is the opposite polarity for ckpol = 1. t mih sck* t mckh t mckl miso t mih mosi * sck is shown for ckpol = 0. sck is the opposite polarity for ckpol = 1. t mis
rev. 1.0 167 c8051t630/1/2/3/4/5 figure 23.10. spi slave timing (ckpha = 0) figure 23.11. spi slave timing (ckpha = 1) sck* t se nss t ckh t ckl mosi t sis t sih miso t sd t soh * sck is shown for ckpol = 0. sck is the opposite polarity for ckpol = 1. t sez t sdz sck* t se nss t ckh t ckl mosi t sis t sih miso t sd t soh * sck is shown for ckpol = 0. sck is the opposite polarity for ckpol = 1. t slh t sez t sdz
c8051t630/1/2/3/4/5 168 rev. 1.0 table 23.1. spi slave timing parameters parameter description min max units master mode timing (see figure 23.8 and figure 23.9) t mckh sck high time 1 x t sysclk ?ns t mckl sck low time 1 x t sysclk ?ns t mis miso valid to sck shift edge 1 x t sysclk + 20 ? ns t mih sck shift edge to miso change 0 ? ns slave mode timing (see figure 23.10 and figure 23.11) t se nss falling to firs t sck edge 2 x t sysclk ?ns t sd last sck edge to nss rising 2 x t sysclk ?ns t sez nss falling to miso valid ? 4 x t sysclk ns t sdz nss rising to miso high-z ? 4 x t sysclk ns t ckh sck high time 5 x t sysclk ?ns t ckl sck low time 5 x t sysclk ?ns t sis mosi valid to sck sample edge 2 x t sysclk ?ns t sih sck sample edge to mosi change 2 x t sysclk ?ns t soh sck shift edge to miso change ? 4 x t sysclk ns t slh last sck edge to miso change ? (ckpha = 1 only) 6 x t sysclk 8 x t sysclk ns note: t sysclk is equal to one period of the device system clock (sysclk).
rev. 1.0 169 c8051t630/1/2/3/4/5 24. timers each mcu includes four counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and two are 16-bit auto-reload timer fo r use with the adc, smbus, or for general purpose use. these timers can be used to measure time inte rvals, count external even ts and generate periodic interrupt requests. timer 0 and timer 1 are nearly identical and have four primary modes of operation. timer 2 and timer 3 offer 16-bit and split 8-bit timer functionality with auto-reload. additionally, timer 3 offers the ability to be clocked from the external oscillator while the dev ice is in suspend mode, and can be used as a wake-up source. this allows for implem entation of a very low-power system, including rtc capability. timers 0 and 1 may be clocked by one of five sour ces, determined by the timer mode select bits (t1m ? t0m) and the clock scale bits (sca1 ? sca0). the clock scale bits define a pre-scaled clock from which timer 0 and/or timer 1 may be clocked (see sfr definition 24.1 for pre-scaled clock selection). timer 0/1 may then be configured to use this pre-sc aled clock signal or the system clock. timer 2 and timer 3 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8. timer 0 and timer 1 may also be operated as counte rs. when functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin (t0 or t1). events with a fre- quency of up to one-fourth the system clock frequency can be counted. the input signal need not be peri- odic, but it should be held at a gi ven level for at least two full system cl ock cycles to ensure the level is properly sampled. timer 0 and timer 1 modes: ti mer 2 modes: timer 3 modes: 13-bit counter/timer 16-bit timer with auto-reload 16-bit timer with auto-reload 16-bit counter/timer 8-bit counter/timer with auto-reload two 8-bit timers with auto-reload t wo 8-bit timers with auto-reload two 8-bit counter/timers (timer 0 only)
c8051t630/1/2/3/4/5 170 rev. 1.0 sfr address = 0x8e sfr definition 24.1. ckcon: clock control bit76543210 name t3mh t3ml t2mh t2ml t1m t0m sca[1:0] type r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7t3mh timer 3 high byte clock select. selects the clock supplied to the timer 3 high byte (split 8-bit timer mode only). 0: timer 3 high byte uses the clock defined by the t3xclk bit in tmr3cn. 1: timer 3 high byte uses the system clock. 6t3ml timer 3 low byte clock select. selects the clock supplied to timer 3. select s the clock supplied to the lower 8-bit timer in split 8-bit timer mode. 0: timer 3 low byte uses the clock defined by the t3xclk bit in tmr3cn. 1: timer 3 low byte uses the system clock. 5t2mh timer 2 high byte clock select. selects the clock supplied to the timer 2 high byte (split 8-bit timer mode only). 0: timer 2 high byte uses the clock defined by the t2xclk bit in tmr2cn. 1: timer 2 high byte uses the system clock. 4t2ml timer 2 low byte clock select. selects the clock supplied to timer 2. if timer 2 is configured in split 8-bit timer mode, this bit selects the clock supp lied to the lower 8-bit timer. 0: timer 2 low byte uses the clock defined by the t2xclk bit in tmr2cn. 1: timer 2 low byte uses the system clock. 3t1 timer 1 clock select. selects the clock source supplied to timer 1. ignored when c/t1 is set to 1. 0: timer 1 uses the clock defined by the prescale bits sca[1:0]. 1: timer 1 uses the system clock. 2t0 timer 0 clock select. selects the clock source supplied to timer 0. ignored when c/t0 is set to 1. 0: counter/timer 0 uses the clock defi ned by the prescale bits sca[1:0]. 1: counter/timer 0 uses the system clock. 1:0 sca[1:0] timer 0/1 prescale bits. these bits control the timer 0/1 clock prescaler: 00: system clock divided by 12 01: system clock divided by 4 10: system clock divided by 48 11: external clock divided by 8 (synchronized with the system clock)
rev. 1.0 171 c8051t630/1/2/3/4/5 24.1. timer 0 and timer 1 each timer is implemented as a 16-bit register acce ssed as two separate bytes: a low byte (tl0 or tl1) and a high byte (th0 or th1). the counter/timer cont rol register (tcon) is used to enable timer 0 and timer 1 as well as indicate status. timer 0 interrupts can be enabled by setting the et0 bit in the ie regis- ter (section ?15.2. interrupt register descriptions? on page 82); timer 1 interrupts can be enabled by set- ting the et1 bit in the ie register (section ?15.2. interrupt register descriptions? on page 82). both counter/timers operate in one of four primary m odes selected by setting the mode select bits t1m1 ? t0m0 in the counter/timer mode register (tmod). each timer can be configured independently. each operating mode is described below. 24.1.1. mode 0: 13 -bit counter/timer timer 0 and timer 1 operate as 13-bit counter/timers in mode 0. the following describes the configuration and operation of timer 0. however, both timers operate identically, and timer 1 is configured in the same manner as described for timer 0. the th0 register holds the eight msbs of the 13-bit c ounter/timer. tl0 holds the five lsbs in bit positions tl0.4 ? tl0.0. the three upper bits of tl0 (tl0.7 ? tl0.5) are indeterminate and should be masked out or ignored when reading. as the 13-bit timer register increments and overflows from 0x1fff (all ones) to 0x0000, the timer overflow flag tf0 in tcon is set and an interrupt will occur if timer 0 interrupts are enabled. the c/t0 bit in the tmod register selects the counter/ timer's clock source. when c/t0 is set to logic 1, high-to-low transitions at the selected timer 0 input pi n (t0) increment the timer register (refer to section ?20.3. priority crossbar decoder? on page 114 for information on selecting and configuring external i/o pins). clearing c/t selects the clock defined by the t0 m bit in register ckcon. when t0m is set, timer 0 is clocked by the system clock. when t0m is cleared, timer 0 is clocke d by the source selected by the clock scale bits in ckcon (see sfr definition 24.1). setting the tr0 bit (tcon.4) enables the timer when eit her gate0 in the tmod register is logic 0 or the input signal int0 is active as defined by bit in0pl in register it01cf (see sfr definition 15.5). setting gate0 to 1 allows the timer to be controlled by the external input signal int0 (see section ?15.2. interrupt register descriptions? on page 82), facilitating pulse width measurements setting tr0 does not force the timer to reset. the timer registers should be loaded with the desired initial value before the timer is enabled. tl1 and th1 form the 13-bit register for timer 1 in the same manner as described above for tl0 and th0. timer 1 is configured and controlled using the releva nt tcon and tmod bits just as with timer 0. the input signal int0 is used with timer 1; the /int1 polarity is defined by bit in1pl in register it01cf (see sfr definition 15.5). tr0 gate0 int0 counter/timer 0 x x disabled 1 0 x enabled 1 1 0 disabled 1 1 1 enabled note: x = don't care
c8051t630/1/2/3/4/5 172 rev. 1.0 figure 24.1. t0 mode 0 block diagram 24.1.2. mode 1: 16 -bit counter/timer mode 1 operation is the same as mode 0, except that the counter/timer registers use all 16 bits. the coun- ter/timers are enabled and configured in mode 1 in the same manner as for mode 0. tclk tl0 (5 bits) th0 (8 bits) tcon tf0 tr0 tr1 tf1 ie1 it1 ie0 it0 interrupt tr0 0 1 0 1 sysclk pre-scaled clock tmod t 1 m 1 t 1 m 0 c / t 1 g a t e 1 g a t e 0 c / t 0 t 0 m 1 t 0 m 0 gate0 /int0 t0 crossbar it01cf i n 1 s l 1 i n 1 s l 0 i n 1 s l 2 i n 1 p l i n 0 p l i n 0 s l 2 i n 0 s l 1 i n 0 s l 0 in0pl xor t0m
rev. 1.0 173 c8051t630/1/2/3/4/5 24.1.3. mode 2: 8-bit counter/timer with auto-reload mode 2 configures timer 0 and timer 1 to operate as 8- bit counter/timers with auto matic reload of the start value. tl0 holds the count and th0 holds the reload va lue. when the counter in tl0 overflows from all ones to 0x00, the timer over flow flag tf0 in the tcon register is set and the counter in tl0 is reloaded from th0. if timer 0 interrupts ar e enabled, an interr upt will occur when the tf0 flag is set. the reload value in th0 is not changed. tl0 must be initialized to the desired value before enabling the timer for the first count to be correct. when in mode 2, timer 1 operates identically to timer 0. both counter/timers are enabled and configured in mode 2 in the same manner as mode 0. setting the tr0 bit (tcon.4) enables the timer when either gate0 in the tmod regi ster is logic 0 or when the input signal int0 is active as defined by bit in0pl in register it 01cf (see section ?15.3. int0 and int1 external interrupts? on page 87 for details on the external input signals int0 and int1 ). figure 24.2. t0 mode 2 block diagram tclk tmod t 1 m 1 t 1 m 0 c / t 1 g a t e 1 g a t e 0 c / t 0 t 0 m 1 t 0 m 0 tcon tf0 tr0 tr1 tf1 ie1 it1 ie0 it0 interrupt tl0 (8 bits) reload th0 (8 bits) 0 1 0 1 sysclk pre-scaled clock it01cf i n 1 s l 1 i n 1 s l 0 i n 1 s l 2 i n 1 p l i n 0 p l i n 0 s l 2 i n 0 s l 1 i n 0 s l 0 tr0 gate0 in0pl xor /int0 t0 crossbar t0m
c8051t630/1/2/3/4/5 174 rev. 1.0 24.1.4. mode 3: two 8-bit counter/timers (timer 0 only) in mode 3, timer 0 is configured as two separate 8-bit counter/timers held in tl0 and th0. the coun- ter/timer in tl0 is controlled using the timer 0 control/status bits in tcon and tmod: tr0, c/t0, gate0 and tf0. tl0 can use either the system clock or an ex ternal input signal as its timebase. the th0 register is restricted to a timer function so urced by the system clock or presca led clock. th0 is enabled using the timer 1 run control bit tr1. th0 sets the timer 1 ov erflow flag tf1 on overflow and thus controls the timer 1 interrupt. timer 1 is inactive in mode 3. when timer 0 is operat ing in mode 3, timer 1 can be operated in modes 0, 1 or 2, but cannot be clocked by external signals nor set the tf1 flag and generate an interrupt. however, the timer 1 overflow can be used to generate baud rates for the smbus and/or uart, and/or initiate adc conversions. while timer 0 is operating in mode 3, timer 1 run control is handled through its mode set- tings. to run timer 1 while timer 0 is in mode 3, set the timer 1 mode as 0, 1, or 2. to disable timer 1, configure it for mode 3. figure 24.3. t0 mode 3 block diagram tl0 (8 bits) tmod 0 1 tcon tf0 tr0 tr1 tf1 ie1 it1 ie0 it0 interrupt interrupt 0 1 sysclk pre-scaled clock tr1 th0 (8 bits) t 1 m 1 t 1 m 0 c / t 1 g a t e 1 g a t e 0 c / t 0 t 0 m 1 t 0 m 0 tr0 gate0 in0pl xor /int0 t0 crossbar t0m
rev. 1.0 175 c8051t630/1/2/3/4/5 sfr address = 0x88; bit-addressable sfr definition 24.2. tcon: timer control bit76543210 name tf1 tr1 tf0 tr0 ie1 it1 ie0 it0 type r/w r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7 tf1 timer 1 overflow flag. set to 1 by hardware when timer 1 overflows. this flag can be cleared by software but is automatically cleared when the cpu vectors to the timer 1 interrupt service routine. 6tr1 timer 1 run control. timer 1 is enabled by setting this bit to 1. 5 tf0 timer 0 overflow flag. set to 1 by hardware when timer 0 overflows. this flag can be cleared by software but is automatically cleared when the cpu vectors to the timer 0 interrupt service routine. 4tr0 timer 0 run control. timer 0 is enabled by setting this bit to 1. 3ie1 external interrupt 1. this flag is set by hardware when an edge/l evel of type defined by it1 is detected. it can be cleared by software but is automatically cleared when the cpu vectors to the external interrupt 1 service routine in edge-triggered mode. 2it1 interrupt 1 type select. this bit selects whether the configured /int 1 interrupt will be edge or level sensitive. /int1 is configured active low or high by the in1pl bit in the it01cf register (see sfr definition 15.5). 0: /int1 is level triggered. 1: /int1 is edge triggered. 1ie0 external interrupt 0. this flag is set by hardware when an edge/l evel of type defined by it1 is detected. it can be cleared by software but is automatically cleared when the cpu vectors to the external interrupt 0 service routine in edge-triggered mode. 0it0 interrupt 0 type select. this bit selects whether the configured int0 interrupt will be edge or level sensitive. int0 is configured active low or high by the in0pl bit in register it01cf (see sfr definition 15.5). 0: int0 is level triggered. 1: int0 is edge triggered.
c8051t630/1/2/3/4/5 176 rev. 1.0 sfr address = 0x89 sfr definition 24.3. tmod: timer mode bit76543210 name gate1 c/t1 t1m[1:0] gate0 c/t0 t0m[1:0] type r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7gate1 timer 1 gate control. 0: timer 1 enabled when tr1 = 1 irrespective of int1 logic level. 1: timer 1 enabled only when tr1 = 1 and int1 is active as defined by bit in1pl in register it01cf (see sfr definition 15.5). 6c/t1 counter/timer 1 select. 0: timer: timer 1 incremented by clock defined by t1m bit in register ckcon. 1: counter: timer 1 incremented by high -to-low transitions on external pin (t1). 5:4 t1m[1:0] timer 1 mode select. these bits select the timer 1 operation mode. 00: mode 0, 13-bit counter/timer 01: mode 1, 16-bit counter/timer 10: mode 2, 8-bit counter/timer with auto-reload 11: mode 3, timer 1 inactive 3gate0 timer 0 gate control. 0: timer 0 enabled when tr0 = 1 irrespective of int0 logic level. 1: timer 0 enabled only when tr0 = 1 and int0 is active as defined by bit in0pl in register it01cf (see sfr definition 15.5). 2c/t0 counter/timer 0 select. 0: timer: timer 0 incremented by clock defined by t0m bit in register ckcon. 1: counter: timer 0 incremented by high -to-low transitions on external pin (t0). 1:0 t0m[1:0] timer 0 mode select. these bits select the timer 0 operation mode. 00: mode 0, 13-bit counter/timer 01: mode 1, 16-bit counter/timer 10: mode 2, 8-bit counter/timer with auto-reload 11: mode 3, two 8-bit counter/timers
rev. 1.0 177 c8051t630/1/2/3/4/5 sfr address = 0x8a sfr address = 0x8b sfr definition 24.4. tl0: timer 0 low byte bit76543210 name tl0[7:0] type r/w reset 00000000 bit name function 7:0 tl0[7:0] timer 0 low byte. the tl0 register is the low byte of the 16-bit timer 0. sfr definition 24.5. tl1: timer 1 low byte bit76543210 name tl1[7:0] type r/w reset 00000000 bit name function 7:0 tl1[7:0] timer 1 low byte. the tl1 register is the low byte of the 16-bit timer 1.
c8051t630/1/2/3/4/5 178 rev. 1.0 sfr address = 0x8c sfr address = 0x8d sfr definition 24.6. th 0: timer 0 high byte bit76543210 name th0[7:0] type r/w reset 00000000 bit name function 7:0 th0[7:0] timer 0 high byte. the th0 register is the high byte of the 16-bit timer 0. sfr definition 24.7. th 1: timer 1 high byte bit76543210 name th1[7:0] type r/w reset 00000000 bit name function 7:0 th1[7:0] timer 1 high byte. the th1 register is the high byte of the 16-bit timer 1.
rev. 1.0 179 c8051t630/1/2/3/4/5 24.2. timer 2 timer 2 is a 16-bit timer formed by two 8-bit sfrs: tmr2l (low byte) and tmr2h (high byte). timer 2 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. the t2split bit (tmr2cn.3) defines the timer 2 operation mode. timer 2 may be clocked by the system clock, the syst em clock divided by 12, or the external oscillator source divided by 8. the external clock mode is ideal for real-time clock (rtc) functionality, where the internal oscillator drives t he system clock while timer 2 (and/or the pca) is clocked by an external preci- sion oscillator. note that the external oscillator source divided by 8 is synchronized with the system clock. 24.2.1. 16-bit time r with auto-reload when t2split (tmr2cn.3) is zero, timer 2 operates as a 16-bit timer with auto -reload. timer 2 can be clocked by sysclk, sysclk divided by 12, or the exte rnal oscillator clock source divided by 8. as the 16-bit timer register increments and overflows from 0xffff to 0x0000, the 16-b it value in the timer 2 reload registers (tmr2rlh and tmr2rll) is loaded in to the timer 2 register as shown in figure 24.4, and the timer 2 high byte overflow flag (tmr2cn.7) is set. if timer 2 interrupts are enabled (if ie.5 is set), an interrupt will be generated on each timer 2 overflow. additionally, if timer 2 interr upts are enabled and the tf2len bit is set (tmr2cn. 5), an interr upt will be generated each time the lower 8 bits (tmr2l) overflow from 0xff to 0x00. figure 24.4. timer 2 16-bi t mode block diagram external clock / 8 sysclk / 12 sysclk tmr2l tmr2h tmr2rll tmr2rlh reload tclk 0 1 tr2 tmr2cn t2split tf2cen tf2l tf2h t2xclk tr2 0 1 t2xclk interrupt tf2len to adc, smbus to smbus tl2 overflow ckcon t 3 m h t 3 m l s c a 0 s c a 1 t 0 m t 2 m h t 2 m l t 1 m
c8051t630/1/2/3/4/5 180 rev. 1.0 24.2.2. 8-bit timers with auto-reload when t2split is set, timer 2 operates as two 8-bi t timers (tmr2h and tmr2l). both 8-bit timers oper- ate in auto-reload mode as shown in figure 24.5. tmr2rll holds the reload value for tmr2l; tmr2rlh holds the reload value for tmr2h. the tr2 bit in tmr2cn handles the run control for tmr2h. tmr2l is always running when configured for 8-bit mode. each 8-bit timer may be c onfigured to use sysclk, sysclk divided by 12, or the external oscillator clock source divided by 8. the timer 2 clock select bits (t2mh and t2ml in ckcon) select either sysclk or the clock defined by the timer 2 external cloc k select bit (t2xclk in tmr2cn), as follows: the tf2h bit is set when tmr2h overflows from 0xff to 0x00; the tf2l bit is set when tmr2l overflows from 0xff to 0x00. when timer 2 interrupts are enabled (ie.5), an interrupt is generated each time tmr2h overflows. if timer 2 interrupts are enabled an d tf2len (tmr2cn.5) is set, an interrupt is gener- ated each time either tmr2l or tmr2h overflows. when tf2len is enabled, software must check the tf2h and tf2l flags to determine the source of the timer 2 interrupt. the tf2h and tf2l interrupt flags are not cleared by hardware and must be manually cleared by software. figure 24.5. timer 2 8- bit mode block diagram t2mh t2xclk tmr2h clock source t2ml t2xclk tmr2l clock source 0 0 sysclk / 12 0 0 sysclk / 12 0 1 external clock / 8 0 1 external clock / 8 1 x sysclk 1 x sysclk sysclk tclk 0 1 tr2 external clock / 8 sysclk / 12 0 1 t2xclk 1 0 tmr2h tmr2rlh reload reload tclk tmr2l tmr2rll interrupt tmr2cn t2split tf2cen tf2len tf2l tf2h t2xclk tr2 to adc, smbus to smbus ckcon t 3 m h t 3 m l s c a 0 s c a 1 t 0 m t 2 m h t 2 m l t 1 m
rev. 1.0 181 c8051t630/1/2/3/4/5 24.2.3. low-frequency oscillator (lfo) capture mode the low-frequency oscillator capture mode allows the lfo clock to be measured against the system clock or an external oscillator source. timer 2 can be clocked from the system clock, the system clock divided by 12, or the external oscillator divided by 8, depending on the t2ml (ckcon.4), and t2xclk settings. setting tf2cen to 1 enables the lfo capture mode for timer 2. in this mode, t2split should be set to 0, as the full 16-bit timer is used . upon a falling edge of th e low-frequency oscillator, the contents of timer 2 (tmr2h:tmr2l) are loaded into the timer 2 rel oad registers (tmr2rlh:tmr2rll) and the tf2h flag is set. by recording the difference between two su ccessive timer capture valu es, the lfo clock frequency can be determined with respect to the timer 2 clock. the timer 2 clock should be much faster than the lfo to achieve an accurate reading. figure 24.6. timer 2 low-frequency osci llation capture mode block diagram external clock / 8 sysclk / 12 sysclk 0 1 0 1 t2xclk ckcon t 3 m h t 3 m l s c a 0 s c a 1 t 0 m t 2 m h t 2 m l t 1 m tmr2l tmr2h tclk tr2 tmr2rll tmr2rlh capture low-frequency oscillator tmr2cn t2split tf2cen tf2l tf2h t2xclk tr2 tf2len tf2cen interrupt
c8051t630/1/2/3/4/5 182 rev. 1.0 sfr address = 0xc8; bit-addressable sfr definition 24.8. tm r2cn: timer 2 control bit76543210 name tf2h tf2l tf2len tf2cen t2split tr2 t2xclk type r/w r/w r/w r/w r/w r/w r r/w reset 00000000 bit name function 7 tf2h timer 2 high byte overflow flag. set by hardware when the timer 2 high byte overflows from 0xff to 0x00. in 16 bit mode, this will occur when timer 2 overflows from 0x ffff to 0x0000. when the timer 2 interrupt is enabled, setting this bit causes the cpu to vector to the timer 2 interrupt service routine. this bit is not automatically cleared by hardware. 6 tf2l timer 2 low byte overflow flag. set by hardware when the timer 2 low byte overflows from 0xff to 0x00. tf2l will be set when the low byte overflows regardless of the timer 2 mode. this bit is not automatically cleared by hardware. 5 tf2len timer 2 low byte interrupt enable. when set to 1, this bit enables timer 2 lo w byte interrupts. if ti mer 2 interrupts are also enabled, an in terrupt will be ge nerated when the low byte of timer 2 overflows. 4tf2cen timer 2 low-frequency oscillator capture enable. when set to 1, this bit enables timer 2 low-frequency oscillato r capture mode. if tf2cen is set and timer 2 interrupts are enabled, an interrupt will be gene rated on a falling edge of the low-frequ ency oscillator output, an d the current 16-bit timer value in tmr2h:tmr2l will be copied to tmr2rlh:tmr2rll. 3 t2split timer 2 split mode enable. when this bit is set, timer 2 operates as two 8-bit timers with auto-reload. 0: timer 2 operates in 16-bit auto-reload mode. 1: timer 2 operates as tw o 8-bit auto-reload timers. 2tr2 timer 2 run control. timer 2 is enabled by setting this bit to 1. in 8-bit mode, this bit enables/disables tmr2h only; tmr2l is alwa ys enabled in split mode. 1 unused unused. read = 0b; write = don?t care 0t2xclk timer 2 external clock select. this bit selects the external clock source for timer 2. if timer 2 is in 8-bit mode, this bit selects the external oscillator clock so urce for both timer bytes. however, the timer 2 clock select bits (t2mh and t2ml in register ckcon) may still be used to select between the external clock an d the system clock for either timer. 0: timer 2 clock is the system clock divided by 12. 1: timer 2 clock is the external clo ck divided by 8 (syn chronized with sysclk).
rev. 1.0 183 c8051t630/1/2/3/4/5 sfr address = 0xca sfr address = 0xcb sfr address = 0xcc sfr definition 24.9. tmr2rll: ti mer 2 reload register low byte bit76543210 name tmr2rll[7:0] type r/w reset 00000000 bit name function 7:0 tmr2rll[7:0] timer 2 reload register low byte. tmr2rll holds the low byte of the reload value for timer 2. sfr definition 24.10. tmr2rlh: ti mer 2 reload register high byte bit76543210 name tmr2rlh[7:0] type r/w reset 00000000 bit name function 7:0 tmr2rlh[7:0] timer 2 reload register high byte. tmr2rlh holds the high byte of the reload value for timer 2. sfr definition 24.11. tm r2l: timer 2 low byte bit76543210 name tmr2l[7:0] type r/w reset 00000000 bit name function 7:0 tmr2l[7:0] timer 2 low byte. in 16-bit mode, the tmr2l register contains the low byte of the 16-bit timer 2. in 8- bit mode, tmr2l contains the 8-bit low byte timer value.
c8051t630/1/2/3/4/5 184 rev. 1.0 sfr address = 0xcd sfr definition 24.12. tmr2h timer 2 high byte bit76543210 name tmr2h[7:0] type r/w reset 00000000 bit name function 7:0 tmr2h[7:0] timer 2 low byte. in 16-bit mode, the tmr2h register contains the high byte of the 16-bit timer 2. in 8- bit mode, tmr2h contains the 8-bit high byte timer value.
rev. 1.0 185 c8051t630/1/2/3/4/5 24.3. timer 3 timer 3 is a 16-bit timer formed by two 8-bit sfrs: tmr3l (low byte) and tmr3h (high byte). timer 3 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. the t3split bit (tmr3cn.3) defines the timer 3 operation mode. timer 3 may be clocked by the system clock, the syste m clock divided by 12, the external oscillator source divided by 8, or the internal low-fr equency oscillator divided by 8. the ex ternal clock mode is ideal for real- time clock (rtc) functionality, wher e the internal high-frequency oscilla tor drives the system clock while timer 3 is clocked by an external oscillator source. note that the external oscillato r source divided by 8 and the lfo source divided by 8 are synchronized with the system clock when in all operating modes except suspend. when the internal oscillator is placed in suspend mode, th e external clock/8 si gnal or the lfo/8 output can directly drive the timer. this allows the use of an exter nal clock or the lfo to wake up the device from suspend mode. the time r will continue to run in suspend mo de and count up. when the timer overflow occurs, the device will wake from suspen d mode, and begin executing code again. the timer value may be set prior to entering suspend, to overflow in the desired amount of time (number of clocks) to wake the device. if a wake-up source other than t he timer wakes the device from suspend mode, it may take up to three timer clocks before the timer regist ers can be read or written. during this time, the stsync bit in register oscicn will be set to 1, to indicate that it is not safe to read or write the timer reg- isters. important note: in internal lfo/8 mode, the divider for the internal lfo must be set to 1 for proper functionality. the timer will not operate if the lfo divider is not set to 1. 24.3.1. 16-bit time r with auto-reload when t3split (tmr3cn.3) is zero, timer 3 operates as a 16-bit timer with auto-reload. timer 3 can be clocked by sysclk, sysclk divided by 12, or the exte rnal oscillator clock source divided by 8. as the 16-bit timer register increments and overflows from 0xffff to 0x0000, the 16-bit value in the timer 3 reload registers (tmr3rlh and tmr3rll) is loaded in to the timer 3 register as shown in figure 24.7, and the timer 3 high byte overflow flag (tmr3cn.7) is set. if timer 3 interrupts are enabled (if eie1.7 is set), an interrupt will be generat ed on each timer 3 overflow. additiona lly, if timer 3 inte rrupts are enabled and the tf3len bit is set (tmr3cn. 5), an interr upt will be generated each time the lower 8 bits (tmr3l) overflow from 0xff to 0x00. figure 24.7. timer 3 16-bi t mode block diagram sysclk tmr3l tmr3h tmr3rll tmr3rlh reload tclk 0 1 tr3 tmr3cn t3split t3xclk1 tf3cen tf3l tf3h t3xclk0 tr3 interrupt tf3len to adc ckcon t 3 m h t 3 m l s c a 0 s c a 1 t 0 m t 2 m h t 2 m l t 1 m external clock / 8 sysclk / 12 00 t3xclk[1:0] 01 11 internal lfo / 8
c8051t630/1/2/3/4/5 186 rev. 1.0 24.3.2. 8-bit timers with auto-reload when t3split is set, timer 3 operates as two 8-bi t timers (tmr3h and tmr3l). both 8-bit timers oper- ate in auto-reload mode as shown in figure 24.8. tmr3rll holds the reload value for tmr3l; tmr3rlh holds the reload value for tmr3h. the tr3 bit in tmr3cn handles the run control for tmr3h. tmr3l is always running when configured for 8-bit mode. each 8-bit timer may be configured to use sysclk, sysc lk divided by 12, the external oscillator clock source divided by 8, or the intern al low-frequency oscilla tor. the timer 3 clock select bits (t3mh and t3ml in ckcon) select either sy sclk or the clock defined by the timer 3 external clock select bits (t3xclk[1:0] in tmr3cn), as follows: the tf3h bit is set when tmr3h overflows from 0xff to 0x00; the tf3l bit is set when tmr3l overflows from 0xff to 0x00. when timer 3 interrupts are enabled, an interrupt is generated each time tmr3h over- flows. if timer 3 interrupts are enabled and tf3len (tmr3cn.5) is set, an interrupt is generated each time either tmr3l or tmr3h overflows. when tf3le n is enabled, software must check the tf3h and tf3l flags to determine the source of the timer 3 interrupt. the tf3h and tf3l interrupt flags are not cleared by hardware and must be manually cleared by software. figure 24.8. timer 3 8- bit mode block diagram t3mh t3xclk[1:0] tmr3h clock source t3ml t3xclk[1:0] tmr3l clock source 0 00 sysclk / 12 0 00 sysclk / 12 0 01 external clock / 8 0 01 external clock / 8 0 10 reserved 0 10 reserved 0 11 internal lfo 0 11 internal lfo 1 x sysclk 1 x sysclk sysclk tclk 0 1 tr3 1 0 tmr3h tmr3rlh reload reload tclk tmr3l tmr3rll interrupt tmr3cn t3split t3xclk1 tf3cen tf3len tf3l tf3h t3xclk0 tr3 to adc external clock / 8 sysclk / 12 00 t3xclk[1:0] 01 11 internal lfo / 8 ckcon t 3 m h t 3 m l s c a 0 s c a 1 t 0 m t 2 m h t 2 m l t 1 m
rev. 1.0 187 c8051t630/1/2/3/4/5 24.3.3. low-frequency oscillator (lfo) capture mode the low-frequency oscillator capture mode allows the lfo clock to be measured against the system clock or an external oscillator source. timer 3 can be clocked from the system clock, the system clock divided by 12, or the external oscillator divide d by 8, depending on th e t3ml (ckcon.6), and t3xclk[1:0] settings. setting tf3cen to 1 enables the lfo capture mode for timer 3. in this mode, t3split should be set to 0, as the full 16-bit timer is used. upon a falling e dge of the low-frequency o scillator, the contents of timer 3 (tmr3h:tmr3l) are loaded into the time r 3 reload registers (t mr3rlh:tmr3rll) and the tf3h flag is set. by recording the difference betw een two successive timer capture values, the lfo clock frequency can be determined with respect to the timer 3 clock. the timer 3 clock should be much faster than the lfo to achieve an accurate reading. this means that the lfo/8 should not be selected as the timer clock source in this mode. figure 24.9. timer 3 low-frequency osci llation capture mode block diagram external clock / 8 sysclk / 12 sysclk 0 1 00 01 t3xclk[1:0] ckcon t 3 m h t 3 m l s c a 0 s c a 1 t 0 m t 2 m h t 2 m l t 1 m tmr3l tmr3h tclk tr3 tmr3rll tmr3rlh capture low-frequency oscillator tmr3cn t3split t3xclk1 tf3cen tf3l tf3h t3xclk0 tr3 tf3len tf3cen interrupt
c8051t630/1/2/3/4/5 188 rev. 1.0 sfr address = 0x91 sfr definition 24.13. tm r3cn: timer 3 control bit76543210 name tf3h tf3l tf3len tf3cen t3split tr3 t3xclk[1:0] type r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7 tf3h timer 3 high byte overflow flag. set by hardware when the timer 3 high byte overflows from 0xff to 0x00. in 16 bit mode, this will occur when timer 3 overflows from 0x ffff to 0x0000. when the timer 3 interrupt is enabled, setting this bi t causes the cpu to vector to the timer 3 interrupt service routine. this bit is not automatically cleared by hardware. 6 tf3l timer 3 low byte overflow flag. set by hardware when the timer 3 low byte overflows from 0xff to 0x00. tf3l will be set when the low byte overflows regardless of the timer 3 mode. this bit is not automatically cleared by hardware. 5 tf3len timer 3 low byte interrupt enable. when set to 1, this bit enables timer 3 lo w byte interrupts. if ti mer 3 interrupts are also enabled, an in terrupt will be ge nerated when the low byte of timer 3 overflows. 4tf3cen timer 3 low-frequency oscillator capture enable. when set to 1, this bit enables timer 3 low-frequency oscillato r capture mode. if tf3cen is set and timer 3 interrupts are enabled, an interrupt will be generated on a falling edge of the low-frequ ency oscillator output, an d the current 16-bit timer value in tmr3h:tmr3l will be copied to tmr3rlh:tmr3rll. 3 t3split timer 3 split mode enable. when this bit is set, timer 3 operates as two 8-bit timers with auto-reload. 0: timer 3 operates in 16-bit auto-reload mode. 1: timer 3 operates as tw o 8-bit auto-reload timers. 2tr3 timer 3 run control. timer 3 is enabled by setting this bit to 1. in 8-bit mode, this bit enables/disables tmr3h only; tmr3l is alwa ys enabled in split mode. 1:0 t3xclk[1:0] timer 3 external clock select. this bit selects the ?external? clock source for timer 3. if timer 3 is in 8-bit mode, this bit selects the external oscillator clock source for both timer bytes. however, the timer 3 clock select bits (t3mh and t3ml in register ckcon) may still be used to select between the external clock an d the system clock for either timer. 00: system clock divided by 12. 01: external cl ock divided by 8 (synchronized with sysclk when not in suspend). 10: reserved. 11: internal lfo/8 (synchronized with sysclk when not in suspend).
rev. 1.0 189 c8051t630/1/2/3/4/5 sfr address = 0x92 sfr address = 0x93 sfr address = 0x94 sfr definition 24.14. tmr3rll: ti mer 3 reload register low byte bit76543210 name tmr3rll[7:0] type r/w reset 00000000 bit name function 7:0 tmr3rll[7:0] timer 3 reload register low byte. tmr3rll holds the low byte of the reload value for timer 3. sfr definition 24.15. tmr3rlh: ti mer 3 reload register high byte bit76543210 name tmr3rlh[7:0] type r/w reset 00000000 bit name function 7:0 tmr3rlh[7:0] timer 3 reload register high byte. tmr3rlh holds the high byte of the reload value for timer 3. sfr definition 24.16. tm r3l: timer 3 low byte bit76543210 name tmr3l[7:0] type r/w reset 00000000 bit name function 7:0 tmr3l[7:0] timer 3 low byte. in 16-bit mode, the tmr3l register contains the low byte of the 16-bit timer 3. in 8-bit mode, tmr3l contains the 8-bit low byte timer value.
c8051t630/1/2/3/4/5 190 rev. 1.0 sfr address = 0x95 sfr definition 24.17. tmr3h timer 3 high byte bit76543210 name tmr3h[7:0] type r/w reset 00000000 bit name function 7:0 tmr3h[7:0] timer 3 high byte. in 16-bit mode, the tmr3h register contains the high byte of the 16-bit timer 3. in 8-bit mode, tmr3h contains the 8-bit high byte timer value.
rev. 1.0 191 c8051t630/1/2/3/4/5 25. programmable counter array the programmable counter array (pca0) provides enhanced timer functionality while requiring less cpu intervention than the standard 8051 counter/timers. th e pca consists of a dedicated 16-bit counter/timer and three 16-bit capture/compare modules. each capt ure/compare module has its own associated i/o line (cexn) which is routed through the crossbar to port i/o when enabled. the counter/timer is driven by a programmable timebase that can select between six sources: system clo ck, system clock divided by four, system clock divided by twelve, the external oscillator cl ock source divided by 8, timer 0 overflows, or an external clock signal on the eci input pin. each capture/compare module may be configured to operate independently in one of six modes: edge-triggered capture, software timer, high-speed output, fre- quency output, 8 to 11-bit pwm, or 16-bit pwm (each mode is described in section ?25.3. capture/compare modules? on page 194). the external oscillator clock option is ideal for real-time clock (rtc) functionality, allowing the pca to be clocke d by a precision external oscillator while the inter- nal oscillator drives the system clock. the pca is co nfigured and controlled thr ough the system controller's special function registers. the pca bl ock diagram is shown in figure 25.1 important note: the pca module 2 may be used as a watchdog timer (wdt), and is enabled in this mode following a system reset. access to certain pca registers is restricted while wdt mode is enabled . see section 25.4 for details. figure 25.1. pca block diagram capture/compare module 1 capture/compare module 0 capture/compare module 2 / wdt cex1 eci crossbar cex2 cex0 port i/o 16-bit counter/timer pca clock mux sysclk/12 sysclk/4 timer 0 overflow eci sysclk external clock/8
c8051t630/1/2/3/4/5 192 rev. 1.0 25.1. pca counter/timer the 16-bit pca counter/timer consists of two 8-bi t sfrs: pca0l and pca0h. pca0h is the high byte (msb) of the 16-bit counter/timer and pca0l is the lo w byte (lsb). reading pc a0l automatically latches the value of pca0h into a ?snapshot? register; the following pca0h read accesses this ?snapshot? register. reading the pca0l register first guarantees an accu rate reading of the entire 16-bit pca0 counter. reading pca0h or pca0l does not disturb the counter operation. the cps2 ? cps0 bits in the pca0md register select the timebase for the counter/timer as shown in table 25.1. when the counter/timer overflows from 0xffff to 0x0 000, the counter overflow fl ag (cf) in pca0md is set to logic 1 and an interrupt request is generated if cf interrupts are enabled. setting the ecf bit in pca0md to logic 1 enables the cf flag to generate an interrupt request. the cf bit is not automatically cleared by hardware when the cpu vectors to the inte rrupt service routine, and must be cleared by soft- ware. clearing the cidl bit in the pca0md register a llows the pca to continue normal operation while the cpu is in idle mode. figure 25.2. pca counter /timer block diagram table 25.1. pca timebase input options cps2 cps1 cps0 timebase 0 0 0 system clock divided by 12 0 0 1 system clock divided by 4 0 1 0 timer 0 overflow 011 high-to-low transitions on eci (max rate = system clock divided by 4) 1 0 0 system clock 1 0 1 external oscillator source divided by 8 * 1 1 x reserved *note: external oscillator source divided by 8 is synchronized with the system clock. pca0cn c f c r c c f 0 c c f 2 c c f 1 pca0md c i d l w d t e e c f c p s 1 c p s 0 w d l c k c p s 2 idle 0 1 pca0h pca0l snapshot register to sfr bus overflow to pca interrupt system cf pca0l read to pca modules sysclk/12 sysclk/4 timer 0 overflow eci 000 001 010 011 100 101 sysclk external clock/8
rev. 1.0 193 c8051t630/1/2/3/4/5 25.2. pca0 interrupt sources figure 25.3 shows a diagram of the pca interrupt tree . there are five independent event flags that can be used to generate a pca0 interrupt. they are: the main pca counter overflow flag (cf), which is set upon a 16-bit overflow of the pca0 counter, an intermediat e overflow flag (covf), which can be set on an over- flow from the 8th, 9th, 10th, or 11th bit of the pca0 counter, and the individual flags for each pca channel (ccf0, ccf1, and ccf2), which are set according to the operation mode of that module. these event flags are always set when the trigger condition occurs. ea ch of these flags can be individually selected to generate a pca0 interrupt, using the corresponding interrupt enable flag (ecf for cf, ecov for covf, and eccfn for each ccfn). pca0 interrupts must be globally enabled before any individual interrupt sources are recognized by the processor. pca0 interr upts are globally enabled by setting the ea bit and the epca0 bit to logic 1. figure 25.3. pca interrupt block diagram pca0cn c f c r c c f 0 c c f 2 c c f 1 pca0md c i d l w d t e e c f c p s 1 c p s 0 w d l c k c p s 2 0 1 pca module 0 (ccf0) pca module 1 (ccf1) eccf1 0 1 eccf0 0 1 pca module 2 (ccf2) eccf2 pca counter/timer 16- bit overflow 0 1 interrupt priority decoder epca0 0 1 ea 0 1 pca0cpmn (for n = 0 to 2) p w m 1 6 n e c o m n e c c f n t o g n p w m n c a p p n c a p n n m a t n pca0pwm a r s e l e c o v c l s e l 0 c l s e l 1 c o v f pca counter/timer 8, 9, 10 or 11-bit overflow 0 1 set 8, 9, 10, or 11 bit operation
c8051t630/1/2/3/4/5 194 rev. 1.0 25.3. capture/compare modules each module can be configured to operate independent ly in one of six operation modes: edge-triggered capture, software timer, high-speed output, frequency output, 8 to 11-bit pulse width modulator, or 16-bit pulse width modulator. each module has special functi on registers (sfrs) associ ated with it in the cip- 51 system controller. these registers are used to exchange data with a module and configure the module's mode of operation. table 25.2 summarizes the bit settings in the pca0cpmn and pca0pwm registers used to select the pca capture/compare module?s oper ating mode. note that all modules set to use 8, 9, 10, or 11-bit pwm mode must use the same cycle length (8?11 bits). setting the eccfn bit in a pca0cpmn register enables the module's ccfn interrupt. table 25.2. pca0cpm and pca0pwm bit settings for pca capture/compare modules operational mode pca0cpmn pca0pwm bit number76543210765 4?2 1?0 capture triggered by positive edge on cexn xx10000a0xbxxx xx capture triggered by negative edge on cexn xx01000a0xbxxx xx capture triggered by any transition on cexn xx11000a0xbxxx xx software timer xc00100a0xbxxx xx high speed output xc00110a0xbxxx xx frequency output xc00011a0xbxxx xx 8-bit pulse width modulator (note 7) 0 c 0 0 e 0 1 a 0 x b xxx 00 9-bit pulse width modulator (note 7) 0 c 0 0 e 0 1 a d x b xxx 01 10-bit pulse width modulator (note 7) 0 c 0 0 e 0 1 a d x b xxx 10 11-bit pulse width modulator (note 7) 0 c 0 0 e 0 1 a d x b xxx 11 16-bit pulse width modulator 1 c 0 0 e 0 1 a 0 x b xxx xx notes: 1. x = don?t care (no functional difference for individual module if 1 or 0). 2. a = enable interrupts for this module (pca interrupt triggered on ccfn set to 1). 3. b = enable 8th, 9th, 10th or 11th bit overflow interrupt (depends on setting of clsel[1:0]). 4. c = when set to 0, the digital comparator is off. for high speed and frequency output modes, the associated pin will not toggle. in any of the pwm modes, this generates a 0% duty cycle (output = 0). 5. d = selects whether the capture/compare register (0) or the auto-reload register (1) for the associated channel is accessed via addresses pca0cphn and pca0cpln. 6. e = when set, a match event will cause the ccfn flag for the associated channel to be set. 7. all modules set to 8, 9, 10 or 11-bit pwm mode use the same cycle length setting.
rev. 1.0 195 c8051t630/1/2/3/4/5 25.3.1. edge-triggered capture mode in this mode, a valid transition on the cexn pin ca uses the pca to capture the value of the pca coun- ter/timer and load it into the corresponding module 's 16-bit capture/compar e register (pca0cpln and pca0cphn). the cappn and capnn bits in the pca0cpmn register are used to select the type of transi- tion that triggers the capture: low-to-high transition (p ositive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). when a capture occurs, the capture/compare flag (ccfn) in pca0cn is set to logic 1. an in terrupt request is generated if the ccfn interrupt for that module is enabled. the ccfn bit is not automatically cleared by hardware when the cpu vectors to the interrupt ser- vice routine, and must be cleared by software. if both cappn and capnn bits are set to l ogic 1, then the state of the port pin associated wit h cexn can be read directly to de termine whether a rising-edge or fall- ing-edge caused the capture. figure 25.4. pca capture mode diagram note: the cexn input signal must remain high or low for at least 2 system clock cycles to be recognized by the hardware. pca0l pca0cpln pca timebase cexn crossbar port i/o pca0h capture pca0cphn 0 1 0 1 (to ccfn) pca0cpmn p w m 1 6 n e c o m n e c c f n t o g n p w m n c a p p n c a p n n m a t n pca0cn c f c r c c f 0 c c f 2 c c f 1 pca interrupt x 000x x
c8051t630/1/2/3/4/5 196 rev. 1.0 25.3.2. software timer (compare) mode in software timer mode, the pca c ounter/timer value is compared to the module's 16-bit capture/compare register (pca0cphn and pca0cpln). when a match occurs, the capture/compare flag (ccfn) in pca0cn is set to logic 1. an interrupt request is generated if the ccfn interrupt for that module is enabled. the ccfn bit is not automatically cleared by hardware when the cpu vectors to the interrupt ser- vice routine, and must be cleared by software. setting the ecomn and matn bits in the pca0cpmn regis- ter enables software timer mode. important note about capture/compare registers : when writing a 16-bit value to the pca0 cap- ture/compare registers, the low byte should alwa ys be written first. writing to pca0cpln clears the ecomn bit to 0; writing to pca0cphn sets ecomn to 1. figure 25.5. pca software timer mode diagram match 16-bit comparator pca0h pca0cphn enable pca0l pca timebase pca0cpln 00 00 0 1 x enb enb 0 1 write to pca0cpln write to pca0cphn reset pca0cpmn p w m 1 6 n e c o m n e c c f n t o g n p w m n c a p p n c a p n n m a t n x pca0cn c f c r c c f 0 c c f 2 c c f 1 pca interrupt
rev. 1.0 197 c8051t630/1/2/3/4/5 25.3.3. high-speed output mode in high-speed output mode, a module?s associated cexn pin is toggled each time a match occurs between the pca counter and the module's 16- bit capture/compare register (pca0cphn and pca0cpln). when a match occurs, the capture/compare flag (ccfn) in pca0cn is set to logic 1. an interrupt request is generated if the ccfn interrupt for that module is enabled. the ccfn bit is not auto- matically cleared by hardware when the cpu vectors to the interrupt service routine, and must be cleared by software. setting the togn, matn, and ecomn bi ts in the pca0cpmn register enables the high- speed output mode. if ecomn is cleare d, the associated pin will retain it s state, and not toggle on the next match event. important note about capture/compare registers : when writing a 16-bit value to the pca0 cap- ture/compare registers, the low byte should alwa ys be written first. writing to pca0cpln clears the ecomn bit to 0; writing to pca0cphn sets ecomn to 1. figure 25.6. pca high-spee d output mode diagram match 16-bit comparator pca0h pca0cphn enable pca0l pca timebase pca0cpln 0 1 00 0x enb enb 0 1 write to pca0cpln write to pca0cphn reset pca0cpmn p w m 1 6 n e c o m n e c c f n t o g n p w m n c a p p n c a p n n m a t n x cexn crossbar port i/o toggle 0 1 togn pca0cn c f c r c c f 0 c c f 2 c c f 1 pca interrupt
c8051t630/1/2/3/4/5 198 rev. 1.0 25.3.4. frequency output mode frequency output mode produces a programmable-freq uency square wave on the module?s associated cexn pin. the capture/compare module high byte holds the number of pca clocks to count before the out- put is toggled. the frequency of the squar e wave is then defined by equation 25.1. equation 25.1. square wave frequency output where f pca is the frequency of the clock selected by the cps2 ? 0 bits in the pca mode register, pca0md. the lower byte of the capture/compare modu le is compared to the pca counter low byte; on a match, cexn is toggled and the offset held in the hi gh byte is added to the matched value in pca0cpln. frequency output mode is enabled by setting the ecomn, togn, and pwmn bits in the pca0cpmn reg- ister. note that the matn bit should normally be set to 0 in this mode. if the matn bit is set to 1, the ccfn flag for the channel will be set when t he 16-bit pca0 counter and the 16-bit capture/compare register for the channel are equal. figure 25.7. pca frequency output mode 25.3.5. 8-bit, 9-bit, 10-bit and 11-bit pulse width modulator modes each module can be used independently to generate a pulse width modulated (pwm) output on its associ- ated cexn pin. the frequency of the output is depe ndent on the timebase for the pca counter/timer, and the setting of the pwm cycle length (8, 9, 10 or 11 -bits). for backwards-compa tibility with the 8-bit pwm mode available on other devices, the 8-bit pwm mode operates slightly differen t than 9, 10 and 11-bit pwm modes. it is important to note that all channels configured for 8/9/10/11-bit pwm mode will use the same cycle length. it is not possible to configure one channel for 8-bit pwm mode and another for 11- bit mode (for example). however, other pca channels can be configured to pin capture, high-speed out- put, software timer, frequency output, or 16-bit pwm mode independently. f cexn f pca 2 pca 0 cphn ? ------------------- --------------------- - = note: a value of 0x00 in the pca0cphn re gister is equal to 256 for this equation. 8-bit comparator pca0l enable pca timebase match pca0cphn 8-bit adder pca0cpln adder enable cexn crossbar port i/o toggle 0 1 togn 000 x pca0cpmn p w m 1 6 n e c o m n e c c f n t o g n p w m n c a p p n c a p n n m a t n x enb enb 0 1 write to pca0cpln write to pca0cphn reset
rev. 1.0 199 c8051t630/1/2/3/4/5 25.3.5.1. 8-bit pulse width modulator mode the duty cycle of the pwm output signal in 8-bit pwm mode is varied using the module's pca0cpln cap- ture/compare register. when the value in the low byte of the pca counter/timer (pca0l) is equal to the value in pca0cpln, the output on th e cexn pin will be set. when the coun t value in pca0l overflows, the cexn output will be reset (see figure 25.8). also, when the counter/timer low byte (pca0l) overflows from 0xff to 0x00, pca0cpln is reloaded automatically with the value stored in the module?s capture/compare high byte (pca0cphn) without software intervention. setting the ecomn and pwmn bits in the pca0cpmn register, and setting the clsel bits in register pca0pwm to 00b enables 8-bit pulse width modulator mode. if the matn bit is se t to 1, the ccfn flag for the modu le will be set each time an 8-bit comparator match (rising edge) occurs. the covf flag in pca0pwm can be used to detect the overflow (falling edge), which will occur every 256 pca clock cyc les. the duty cycle for 8-bit pwm mode is given in equation 25.2. important note about capture/compare registers : when writing a 16-bit value to the pca0 cap- ture/compare registers, the low byte should alwa ys be written first. writing to pca0cpln clears the ecomn bit to 0; writing to pca0cphn sets ecomn to 1. equation 25.2. 8-bit pwm duty cycle using equation 25.2, the largest duty cycle is 100 % (pca0cphn = 0), and the smallest duty cycle is 0.39% (pca0cphn = 0xff). a 0% duty cycle may be generated by clearing the ecomn bit to 0. figure 25.8. pca 8-bi t pwm mode diagram duty cycle 256 pca 0 cphn ? ?? 256 ------------------ ----------------- ---------------- = 8-bit comparator pca0l pca0cpln pca0cphn cexn crossbar port i/o enable overflow pca timebase 00x0 x q q set clr s r match pca0cpmn p w m 1 6 n e c o m n e c c f n t o g n p w m n c a p p n c a p n n m a t n 0 pca0pwm a r s e l e c o v c l s e l 0 c l s e l 1 c o v f x0 0 0 enb enb 0 1 write to pca0cpln write to pca0cphn reset covf
c8051t630/1/2/3/4/5 200 rev. 1.0 25.3.5.2. 9/10/11-bit pulse width modulator mode the duty cycle of the pwm output signa l in 9/10/11-bit pwm mode should be varied by writing to an ?auto- reload? register, which is dual-mapped into the pc a0cphn and pca0cpln register locations. the data written to define the duty cycle should be right-just ified in the registers. the auto-reload registers are accessed (read or written) when the bit arsel in pca0pwm is set to 1. the capture/compare registers are accessed when arsel is set to 0. when the least-significant n bits of the pca0 coun ter match the value in the associated module?s cap- ture/compare register (pca0cpn), the output on cexn is asserted high. when the counter overflows from the nth bit, cexn is asserted low (see figure 25.9). up on an overflow from the nth bit, the covf flag is set, and the value stored in the module?s auto-reload r egister is loaded into th e capture/compare register. the value of n is determined by the clsel bits in register pca0pwm. the 9, 10 or 11-bit pwm mode is selected by setting the ecomn and pwmn bits in the pca0cpmn regis- ter, and setting the clsel bits in register pca0pwm to the desired cycle length (other than 8-bits). if the matn bit is set to 1, the ccfn fl ag for the module will be set each ti me a comparator ma tch (rising edge) occurs. the covf flag in pca0pwm can be used to detect the overflow (f alling edge), which will occur every 512 (9-bit), 1024 (10-bit) or 2048 (11-bit) pca clock cycles . the duty cycle for 9/10/11-bit pwm mode is given in equation 25.2, where n is the number of bits in the pwm cycle. important note about pca0cphn and pca0cpln registers : when writing a 16-bit value to the pca0cpn registers, the low byte should always be wr itten first. writing to pca0cpln clears the ecomn bit to 0; writing to pca0cphn sets ecomn to 1. equation 25.3. 9, 10, and 11-bit pwm duty cycle a 0% duty cycle may be generated by clearing the ecomn bit to 0. figure 25.9. pca 9, 10 and 11-bit pwm mode diagram duty cycle 2 n pca 0 cpn ? ?? 2 n ------------------ -------------- ----------- - = n-bit comparator pca0h:l (capture/compare) pca0cph:ln (right-justified) (auto-reload) pca0cph:ln (right-justified) cexn crossbar port i/o enable overflow of n th bit pca timebase 00x0 x q q set clr s r match pca0cpmn p w m 1 6 n e c o m n e c c f n t o g n p w m n c a p p n c a p n n m a t n 0 pca0pwm a r s e l e c o v c l s e l 0 c l s e l 1 c o v f x enb enb 0 1 write to pca0cpln write to pca0cphn reset r/w when arsel = 1 r/w when arsel = 0 set ?n? bits: 01 = 9 bits 10 = 10 bits 11 = 11 bits
rev. 1.0 201 c8051t630/1/2/3/4/5 25.3.6. 16-bit pulse width modulator mode a pca module may also be operated in 16-bit pwm mode. 16-bit pwm mode is independent of the other (8/9/10/11-bit) pwm modes. in this mode, the 16-bit capture/compare module defines the number of pca clocks for the low time of the pwm signal. when the pca counter matches the module contents, the out- put on cexn is asserted high; when the 16-bit counter overflows, cexn is asserted low. to output a vary- ing duty cycle, new value writes should be synchr onized with pca ccfn match interrupts. 16-bit pwm mode is enabled by setting the ecomn, pwmn, and pw m16n bits in the pca0cpmn register. for a vary- ing duty cycle, match interrupts should be enabled (eccfn = 1 and matn = 1) to help synchronize the capture/compar e register writes. if the matn bit is set to 1, the ccfn flag for the module will be set each time a 16-bit comparator match (rising edge) occurs. the cf flag in pca0cn can be used to detect the overflow (falling edge). the duty cycle for 16 -bit pwm mode is given by equation 25.4. important note about capture/compare registers : when writing a 16-bit value to the pca0 cap- ture/compare registers, the low byte should alwa ys be written first. writing to pca0cpln clears the ecomn bit to 0; writing to pca0cphn sets ecomn to 1. equation 25.4. 16-b it pwm duty cycle using equation 25.4, the largest duty cycle is 100% (pca0cpn = 0), and the smallest duty cycle is 0.0015% (pca0cpn = 0xffff). a 0% duty cycle may be generated by clearing the ecomn bit to 0. figure 25.10. pc a 16-bit pwm mode duty cycle 65536 pca 0 cpn ? ?? 65536 ------------------ ------------------ ---------------- - = pca0cpln pca0cphn enable pca timebase 00x0 x pca0cpmn p w m 1 6 n e c o m n e c c f n t o g n p w m n c a p p n c a p n n m a t n 1 16-bit comparator cexn crossbar port i/o overflow q q set clr s r match pca0h pca0l enb enb 0 1 write to pca0cpln write to pca0cphn reset
c8051t630/1/2/3/4/5 202 rev. 1.0 25.4. watchdog timer mode a programmable watchdog timer (wdt) function is avai lable through the pca module 2. the wdt is used to generate a reset if the time between writes to th e wdt update register (pca0cph2) exceed a specified limit. the wdt can be configured and enabled/disabled as needed by software. with the wdte bit set in the pca0md register, modu le 2 operates as a watchdog timer (wdt). the mod- ule 2 high byte is compared to the pca counter high byte; the module 2 low byte holds the offset to be used when wdt updates are performed. the watchdog timer is enabled on reset. writes to some pca registers are restricted while the watchdog timer is enabled. the wdt will generate a reset shortly after code begins execution. to avoid this re set, the wdt should be explicitly disabled (and option- ally re-configured and re-enabled if it is used in the system). 25.4.1. watchdog timer operation while the wdt is enabled: ? pca counter is forced on. ? writes to pca0l and pca0h are not allowed. ? pca clock source bits (cps2 ? cps0) are frozen. ? pca idle control bit (cidl) is frozen. ? module 2 is forced into software timer mode. ? writes to the module 2 mode register (pca0cpm2) are disabled. while the wdt is enabled, writes to the cr bit will not change the pca counter state; the counter will run until the wdt is disabled. the pca counter run control bit (cr) will re ad zero if the wdt is enabled but user software has not enabled th e pca counter. if a match occurs between pca0cph2 and pca0h while the wdt is enabled, a reset will be generated. to pr event a wdt reset, the wd t may be up dated with a write of any value to pca0cph2. up on a pca0cph2 write, pca0h plus the offset held in pca0cpl2 is loaded into pca0cph2 (see figure 25.11). figure 25.11. pca module 2 wi th watchdog timer enabled pca0h enable pca0l overflow reset pca0cpl2 8-bit adder pca0cph2 adder enable pca0md c i d l w d t e e c f c p s 1 c p s 0 w d l c k c p s 2 match write to pca0cph2 8-bit comparator
rev. 1.0 203 c8051t630/1/2/3/4/5 the 8-bit offset held in pca0cph2 is compared to th e upper byte of the 16-bit pca counter. this offset value is the number of pca0l overflows before a re set. up to 256 pca clocks may pass before the first pca0l overflow occurs, depending on the value of th e pca0l when the update is performed. the total off- set is then given (in pca clocks) by equation 25.5, wher e pca0l is the value of the pca0l register at the time of the update. equation 25.5. watchdog time r offset in pca clocks the wdt reset is generated when pca0l overflow s while there is a match between pca0cph2 and pca0h. software may force a wdt reset by writing a 1 to the ccf2 flag (pca0cn.2) while the wdt is enabled. 25.4.2. watchdog timer usage to configure the wdt, perform the following tasks: 1. disable the wdt by writing a 0 to the wdte bit. 2. select the desired pca clock source (with the cps2 ? cps0 bits). 3. load pca0cpl2 with the desi red wdt update offset value. 4. configure the pca idle mode (set cidl if the wdt should be suspended while the cpu is in idle mode). 5. enable the wdt by setting the wdte bit to 1. 6. reset the wdt timer by writing to pca0cph2. the pca clock source and idle mode select cannot be changed while the wdt is enabled. the watchdog timer is enabled by setting the wdte or wdlck bits in the pca0md register. when wdlck is set, the wdt cannot be disabled until the next system reset. if wdlck is not set, the wdt is disabled by clearing the wdte bit. the wdt is enabled following any rese t. the pca0 counter clock defaults to the system clock divided by 12, pca0l defaults to 0x00, and pca0cpl2 defaults to 0x00. using equation 25.5, this results in a wdt timeout interval of 256 pca clock cycles, or 3072 sys tem clock cycles. table 25.3 lists some example tim- eout intervals for ty pical system clocks. table 25.3. watchdog timer timeout intervals 1 system clock (hz) pca0cpl2 timeout interval (ms) 24,500,000 255 32.1 24,500,000 128 16.2 24,500,000 32 4.1 3,062,500 2 255 257 3,062,500 2 128 129.5 3,062,500 2 32 33.1 32,000 255 24576 32,000 128 12384 32,000 32 3168 notes: 1. assumes sysclk/12 as the pca clock source, and a pca0l value of 0x00 at the update time. 2. internal sysclk reset frequency = internal oscillator divided by 8. offset 256 pca 0 cpl 2 ? ?? 256 pca 0 l ? ?? + =
c8051t630/1/2/3/4/5 204 rev. 1.0 25.5. register d escriptions for pca0 following are detailed descriptions of the special func tion registers related to the operation of the pca. sfr address = 0xd8; bit-addressable sfr definition 25.1. pca0cn: pca control bit76543210 name cf cr ccf2 ccf1 ccf0 type r/w r/w r r r r/w r/w r/w reset 00000000 bit name function 7cf pca counter/timer overflow flag. set by hardware when the pca counter/timer overflows from 0xffff to 0x0000. when the counter/timer overflow (cf) interrupt is enabled, setting this bit causes the cpu to vector to the pca interrupt service r outine. this bit is not automatically cleared by hardware and must be cleared by software. 6cr pca counter/timer run control. this bit enables/disables the pca counter/timer. 0: pca counter/timer disabled. 1: pca counter/timer enabled. 5:3 unused unused. read = 000b, write = don't care. 2 ccf2 pca module 2 capture/compare flag. this bit is set by hardware when a match or capture occurs. when the ccf2 interrupt is enabled, setting this bit causes the cpu to vector to the pca interrupt service rou- tine. this bit is not automatically cleared by hardware and must be cleared by software. 1 ccf1 pca module 1 capture/compare flag. this bit is set by hardware when a match or capture occurs. when the ccf1 interrupt is enabled, setting this bit causes the cpu to vector to the pca interrupt service rou- tine. this bit is not automatically cleared by hardware and must be cleared by software. 0 ccf0 pca module 0 capture/compare flag. this bit is set by hardware when a match or capture occurs. when the ccf0 interrupt is enabled, setting this bit causes the cpu to vector to the pca interrupt service rou- tine. this bit is not automatically cleared by hardware and must be cleared by software.
rev. 1.0 205 c8051t630/1/2/3/4/5 sfr address = 0xd9 sfr definition 25.2 . pca0md: pca mode bit76543210 name cidl wdte wdlck cps2 cps1 cps0 ecf type r/w r/w r/w r r/w r/w r/w r/w reset 01000000 bit name function 7cidl pca counter/timer idle control. specifies pca behavior when cpu is in idle mode. 0: pca continues to function normally while the system co ntroller is in idle mode. 1: pca operation is suspended while th e system controller is in idle mode. 6wdte watchdog timer enable. if this bit is set, pca module 2 is used as the watchdog timer. 0: watchdog timer disabled. 1: pca module 2 enabled as watchdog timer. 5 wdlck watchdog timer lock. this bit locks/unlocks the watchdog timer e nable. when wdlck is set, the watchdog timer may not be disabled until the next system reset. 0: watchdog timer enable unlocked. 1: watchdog timer enable locked. 4 unused unused. read = 0b, write = don't care. 3:1 cps[2:0] pca counter/timer pulse select. these bits select the timebase source for the pca counter 000: system clock divided by 12 001: system clock divided by 4 010: timer 0 overflow 011: high-to-low transitions on eci (max rate = system clock divided by 4) 100: system clock 101: external clock divided by 8 (synchronized with the system clock) 11x: reserved 0ecf pca counter/timer overflow interrupt enable. this bit sets the masking of the pca co unter/timer overflow (cf) interrupt. 0: disable the cf interrupt. 1: enable a pca counter/timer overflow in terrupt request when cf (pca0cn.7) is set. note: when the wdte bit is set to 1, the other bits in the pca0md register cannot be modified. to change the contents of the pca0md register, the watchdog timer must first be disabled.
c8051t630/1/2/3/4/5 206 rev. 1.0 sfr address = 0xf7 sfr definition 25.3. pca0pw m: pca pwm configuration bit76543210 name arsel ecov covf clsel[1:0] type r/w r/w r/w r r r r/w reset 00000000 bit name function 7arsel auto-reload register select. this bit selects whether to read and write the normal pca capture/compare registers (pca0cpn), or the auto-reload registers at the same sfr addresses. this function is used to define the reload value for 9, 10, and 11-bit pwm modes. in all other modes, the auto-reload registers have no function. 0: read/write capture/compare registers at pca0cphn and pca0cpln. 1: read/write auto-reload regi sters at pca0cphn and pca0cpln. 6ecov cycle overflow interrupt enable. this bit sets the masking of the cycle overflow flag (covf) interrupt. 0: covf will not gene rate pca interrupts. 1: a pca interrupt will be ge nerated when covf is set. 5covf cycle overflow flag. this bit indicates an overflow of the 8th, 9th, 10th, or 11th bit of the main pca counter (pca0). the specific bit used for this flag depends on the setting of the cycle length select bits. the bit can be set by hardware or software, but must be cleared by soft- ware. 0: no overflow has occurred since the last time this bit was cleared. 1: an overflow has occurred since t he last time this bit was cleared. 4:2 unused unused. read = 000b; write = don?t care. 1:0 clsel[1:0] cycle length select. when 16-bit pwm mode is not selected, th ese bits select the length of the pwm cycle, between 8, 9, 10, or 11 bits. this affects all channels configured for pwm which are not using 16-bit pwm mode. these bits ar e ignored for individual channels config- ured to16-bit pwm mode. 00: 8 bits. 01: 9 bits. 10: 10 bits. 11: 11 bits.
rev. 1.0 207 c8051t630/1/2/3/4/5 sfr addresses: pca0cpm0 = 0xda , pca0cpm1 = 0xdb , pca0cpm2 = 0xdc sfr definition 25.4. pca0cpmn : pca capture/compare mode bit76543210 name pwm16n ecomn cappn capnn matn togn pwmn eccfn type r/w r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7pwm16n 16-bit pulse width modulation enable. this bit enables 16-bit mode when pulse width modulation mode is enabled. 0: 8 to 11-bit pwm selected. 1: 16-bit pwm selected. 6ecomn comparator function enable. this bit enables the comparator function for pca module n when set to 1. 5 cappn capture positive function enable. this bit enables the positive edge capture for pca module n when set to 1. 4 capnn capture negative function enable. this bit enables the negative edge capture for pca module n when set to 1. 3matn match function enable. this bit enables the match function for pca module n when set to 1. when enabled, matches of the pca counter with a module's capture/compare regist er cause the ccfn bit in pca0md register to be set to logic 1. 2togn toggle function enable. this bit enables the toggle function for pca module n when set to 1. when enabled, matches of the pca counter with a module's capture/compare register cause the logic level on the cexn pin to toggle . if the pwmn bit is also set to logic 1, the module oper- ates in frequency output mode. 1pwmn pulse width modulation mode enable. this bit enables the pwm function for pca module n when set to 1. when enabled, a pulse width modulated signal is output on the cexn pin. 8 to 11-bit pwm is used if pwm16n is cleared; 16-bit mode is used if pwm1 6n is set to logic 1. if the togn bit is also set, the module operates in frequency output mode. 0eccfn capture/compare flag interrupt enable. this bit sets the masking of the ca pture/compare flag (ccfn) interrupt. 0: disable ccfn interrupts. 1: enable a capture/compare flag interrupt request when ccfn is set. note: when the wdte bit is set to 1, the pca0cpm2 register cannot be modified, and module 2 acts as the watchdog timer. to change the contents of the pca0cpm2 register or the function of module 2, the watchdog timer must be disabled.
c8051t630/1/2/3/4/5 208 rev. 1.0 sfr address = 0xf9 sfr address = 0xfa sfr definition 25.5. pca0l: pca counter/timer low byte bit76543210 name pca0[7:0] type r/w r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7:0 pca0[7:0] pca counter/timer low byte. the pca0l register holds the low byte (lsb) of the 16-bit pca counter/timer. note: when the wdte bit is set to 1, the pca0l register canno t be modified by software. to change the contents of the pca0l register, the watchdog timer must first be disabled. sfr definition 25.6. pca0h: pca counter/timer high byte bit76543210 name pca0[15:8] type r/w r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7:0 pca0[15:8] pca counter/timer high byte. the pca0h register holds the high byte (msb) of the 16-bit pca counter/timer. reads of this register will re ad the contents of a ?snapshot ? register, whose contents are updated only when the contents of pca0l are read (see section 25.1). note: when the wdte bit is set to 1, the pca0h register cannot be modified by software. to change the contents of the pca0h register, the watchdog timer must first be disabled.
rev. 1.0 209 c8051t630/1/2/3/4/5 sfr addresses: pca0cpl0 = 0xfb , pca0cpl1 = 0xe9 , pca0cpl2 = 0xeb sfr addresses: pca0cph0 = 0xfc , pca0cph1 = 0xea , pca0cph2 = 0xec sfr definition 25.7. pca0cpln : pca capture module low byte bit76543210 name pca0cpn[7:0] type r/w r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7:0 pca0cpn[7:0] pca capture module low byte. the pca0cpln register holds the low byte (lsb) of the 16-bit capture module n. this register address also allows acce ss to the low byte of the corresponding pca channel?s auto-reload value for 9, 10, or 11-bit pwm mode. the arsel bit in register pca0pwm controls which register is accessed. note: a write to this register will clear the module?s ecomn bit to a 0. sfr definition 25.8. pca0cphn: pca capture module high byte bit76543210 name pca0cpn[15:8] type r/w r/w r/w r/w r/w r/w r/w r/w reset 00000000 bit name function 7:0 pca0cpn[15:8] pca capture module high byte. the pca0cphn register holds the high byte (msb) of the 16-bit capture module n. this register address also allows access to the high byte of the corresponding pca channel?s auto-reload value for 9, 10, or 11-bit pwm mode. the arsel bit in register pca0pwm controls which register is accessed. note: a write to this register will set the module?s ecomn bit to a 1.
c8051t630/1/2/3/4/5 210 rev. 1.0 26. c2 interface c8051t630/1/2/3/4/5 device s include an on-chip silicon labs 2- wire (c2) debug in terface to allow eprom programming and in-system debugging with the production part installed in the end application. the c2 interface operates using on ly two pins: a bi-directional data signal (c2d), and a clock input (c2ck). see the c2 interface specificat ion for details on the c2 protocol. 26.1. c2 interface registers the following describes the c2 registers necessary to perform eprom programming functions through the c2 interface. all c2 registers are accessed through the c2 interface as described in the c2 interface spec- ification. c2 register definition 26.1. c2add: c2 address bit76543210 name c2add[7:0] type r/w reset 00000000 bit name function 7:0 c2add[7:0] write: c2 address. selects the target data register for c2 data read and data write commands accord- ing to the following list. address name description 0x00 deviceid selects the device id register (read only) 0x01 revid selects the revision id register (read only) 0x02 devctl selects the c2 device control register 0xdf epctl selects the c2 eprom programming control register 0xbf epdat selects the c2 eprom data register 0xb7 epstat selects the c2 eprom status register 0xaf epaddrh selects the c2 epr om address high byte register 0xae epaddrl selects the c2 epr om address low byte register 0xa9 crc0 selects the crc0 register 0xaa crc1 selects the crc1 register 0xab crc2 selects the crc2 register 0xac crc3 selects the crc3 register read: c2 status returns status information on t he current programming operation. when the msb (bit 7) is set to ?1?, a read or write operation is in progress. all other bits can be ignored by the programming tools.
rev. 1.0 211 c8051t630/1/2/3/4/5 c2 address: 0x00 c2 address: 0x01 c2 register definition 26. 2. deviceid: c2 device id bit76543210 name deviceid[7:0] type r/w reset 00010111 bit name function 7:0 deviceid[7:0] device id. this read-only register returns the 8-bit device id: 0x17 (c8051t630/1/2/3/4/5). c2 register definition 26. 3. revid: c2 revision id bit76543210 name revid[7:0] type r/w reset varies varies varies varies varies varies varies varies bit name function 7:0 revid[7:0] revision id. this read-only register returns the 8-bit revision id. for example: 0x00 = revision a.
c8051t630/1/2/3/4/5 212 rev. 1.0 c2 address: 0x02 c2 address: 0xdf c2 register definition 26.4. devctl: c2 device control bit76543210 name devctl[7:0] type r/w reset 00000000 bit name function 7:0 devctl[7:0] device control register. this register is used to halt the device for eprom operations via the c2 interface. refer to the eprom chapte r for more information. c2 register definition 26.5. epctl: eprom progr amming control register bit76543210 name epctl[7:0] type r/w reset 00000000 bit name function 7:0 epctl[7:0] eprom programming control register. this register is used to enable eprom programming via the c2 interface. refer to the eprom chapter for more information.
rev. 1.0 213 c8051t630/1/2/3/4/5 c2 address: 0xbf c2 address: 0xb7 c2 register definition 26. 6. epdat: c2 eprom data bit76543210 name epdat[7:0] type r/w reset 00000000 bit name function 7:0 epdat[7:0] c2 eprom data register. this register is used to pass eprom data during c2 eprom operations. c2 register definition 26.7. epstat: c2 eprom status bit76543210 name wrlock rdlock error type rrrrrrrr reset 00000000 bit name function 7wrlock write lock indicator. set to '1' if epaddr currently points to a write-locked address. 6 rdlock read lock indicator. set to '1' if epaddr currently points to a read-locked address. 5:1 unused unused. read = 00000b; write = don?t care. 0error error indicator. set to '1' if last eprom read or write operation failed du e to a security restriction.
c8051t630/1/2/3/4/5 214 rev. 1.0 c2 address: 0xaf c2 address: 0xae c2 register definition 26.8. ep addrh: c2 eprom address high byte bit76543210 name epaddr[15:8] type r/w reset 00000000 bit name function 7:0 epaddr[15:8] c2 eprom address high byte. this register is used to set the eprom address location during c2 eprom oper- ations. c2 register definition 26.9. ep addrl: c2 eprom address low byte bit76543210 name epaddr[7:0] type r/w reset 00000000 bit name function 7:0 epaddr[15:8] c2 eprom address low byte. this register is used to set the eprom address location during c2 eprom oper- ations.
rev. 1.0 215 c8051t630/1/2/3/4/5 c2 address: 0xa9 c2 address: 0xaa c2 register definition 26.10. crc0: crc byte 0 bit76543210 name crc[7:0] type r/w reset 00000000 bit name function 7:0 crc[7:0] crc byte 0. a write to this regist er initiates a 16-bit crc of one 256-byte block of eprom mem- ory. the byte writte n to crc0 is the upper byte of the 16-bit address where the crc will begin. the lower byte of the beginnin g address is always 0x00. when complete, the 16-bit result will be available in c rc1 (msb) and crc0 (lsb). see section ?16.3. program memory crc? on page 91. c2 register definition 26.11. crc1: crc byte 1 bit76543210 name crc[15:8] type r/w reset 00000000 bit name function 7:0 crc[15:8] crc byte 1. a write to this regist er initiates a 32-bit crc on th e entire program memory space. the crc begins at address 0x0000. when co mplete, the 32-bit result is stored in crc3 (msb), crc2, crc1, and crc0 (lsb). see section ?16.3. program memory crc? on page 91.
c8051t630/1/2/3/4/5 216 rev. 1.0 c2 address: 0xab c2 address: 0xac c2 register definition 26.12. crc2: crc byte 2 bit76543210 name crc[23:16] type r/w reset 00000000 bit name function 7:0 crc[23:16] crc byte 2. see section ?16.3. program memory crc? on page 91. c2 register definition 26.13. crc3: crc byte 3 bit76543210 name crc[31:24] type r/w reset 00000000 bit name function 7:0 crc[31:24] crc byte 3. see section ?16.3. program memory crc? on page 91.
rev. 1.0 217 c8051t630/1/2/3/4/5 26.2. c2 pin sharing the c2 protocol allows the c2 pins to be shared wi th user functions so that in-system debugging and eprom programming functions may be performed. this is possible because c2 communication is typi- cally performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. in this halted state, the c2 interface can sa fely ?borrow? the c2ck (norma lly rst) and c2d pins. in most applications, external resistors are required to isolate c2 interface traffic from the user application when performing debug functions. th ese external resistors are not nece ssary for production boards. a typ- ical isolation configuration is shown in figure 26.1. figure 26.1. typical c2 pin sharing the configuration in figure 26.1 assumes the following: 1. the user input (b) cannot change stat e while the target device is halted. 2. the rst pin on the target device is used as an input only. additional resistors may be necessary depending on the specific application. c2d c2ck /reset (a) input (b) output (c) c2 interface master
c8051t630/1/2/3/4/5 218 rev. 1.0 d ocument c hange l ist revision 0.2 to revision 1.0 ? updated electrical specification tables based on test, characterization, and qualification data. ? updated figures and text to correct minor typographical errors throughout document. ? updated package definitions to include all possible vendor information, and jedec-standard drawings.
rev. 1.0 219 c8051t630/1/2/3/4/5 n otes :
c8051t630/1/2/3/4/5 220 rev. 1.0 c ontact i nformation silicon laboratories inc. silicon laboratories inc. ? 400 west cesar chavez ? austin, tx 78701 ? tel: 1+(512) 416-8500 ? fax: 1+(512) 416-9669 ? toll free: 1+(877) 444-3032 email: mcuinfo@silabs.com ? internet: www.silabs.com silicon laboratories and silicon labs are trademarks of silicon laboratories inc. other products or brandnames mentioned herein are trademark s or registered trademarks of their respective holders the information in this document is believed to be accurate in al l respects at the time of publ ication but is subject to change without notice. silicon laboratories assumes no re sponsibility for errors and omissions, and disclaims responsibi lity for any consequen ces resulting from the use of information included herein. additi onally, silicon laborator ies assumes no responsibility for the fun ction- ing of undescribed features or parameters. silicon laboratories re serves the right to make change s without further notice. sili con laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpos e, nor does silicon laboratories assume any liabi lity arising out of the application or use of any product or circuit, and specifi cally disclaims any and all liability, including without limitation consequential or incident al damages. silicon laboratories product s are not designed, intended, or authorized for use in applications in tended to support or sustain life, or for any other application in which the failure of the silicon laboratories product could create a si tuation where personal injury or death may occur. should buyer purchase or use silicon laboratories prod ucts for any such unintended or unauthorized application, buyer shall indemnify and hold silicon laboratories harmless against all claims and damages.
mouser electronics authorized distributor click to view pricing, inventory, delivery & lifecycle information: silicon laboratories: ? c8051t631-gm? c8051t630-gm? C8051T632-GM? c8051t630db20? c8051t634-gm? c8051t635-gm? c8051t633- gm? c8051t635-gmr? c8051t631-gmr? c8051t634-gmr? c8051t633-gmr? C8051T632-GMr? c8051t630-gmr? c8051t630-gdi

▲Up To Search▲

Price & Availability of C8051T632-GM

	To Download C8051T632-GM Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .